@ARTICLE{wada_ieee_jssc92,
  author  = "Tomohisa Wada and Suresh Rajan",
  title   = "An Analytical Access Time Model for On-Chip Cache Memories",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 1992,
  volume  = 27,
  number  = 8,
  pages   = "1147--1156",
  month   = aug
}

@INPROCEEDINGS{hundal_iccd94,
  author    = "Rupinder Hundal and  Vojin G. Oklobdzija",
  title     = "Determination of Optimal Sizes for a First and Second Level {SRAM}-{DRAM} On-Chip Cache Combination",
  booktitle = "Proceedings of the 1994 International Conference on Computer Design",
  year      = 1994
}

@INPROCEEDINGS{givargis_isss98,
  author    = "Tony Givargis and Frank Vahid",
  title     = "Interface Exploration for Reduced Power in Core-Based Systems",
  booktitle = "International Symposium on System Synthesis",
  year      = 1998,
  month     = dec,
  pages     = "117-122"
}

@INPROCEEDINGS{givargis_iccad99,
  author    = "Tony Givargis and J{\"o}rg Henkel and Frank Vahid",
  title     = "Interface and Cache Power Exploration for Core-Based Embedded System Design",
  booktitle = "International Conference on Computer-Aided Design (ICCAD)",
  year      = 1999,
  month     = nov,
  pages     = "270--273"
}

@INPROCEEDINGS{givargis_date00,
  author    = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title     = "Fast Cache and Bus Power Estimation for Parametrized System-on-a-Chip Design",
  booktitle = "Design Automation and Test in Europe",
  year      = 2000,
  month     = mar
}

@INPROCEEDINGS{givargis_iwhsc00,
  author    = "Tony Givargis and Frank Vahid",
  title     = "Parametrized System Design",
  booktitle = "8th International Workshop on Hardware/Software Codesign",
  year      = 2000
}

@INPROCEEDINGS{givargis_asp_dac00,
  author    = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title     = "A Hybrid Approach for Core-Based System-Level Power Modeling",
  booktitle = "Asia and South Pacific Design Automation Conference",
  year      = 2000
}

@INPROCEEDINGS{vahid_isss98,
  author    = "Frank Vahid and Tony Givargis",
  title     = "Incorporating Cores into System-Level Specification",
  booktitle = "International Symposium on System Synthesis",
  year      = 1998
}

@INPROCEEDINGS{lajolo_date00,
  author    = "Marcello Lajolo and Anand Raghunathan and Sujit Dey",
  title     = "Efficient Power Co-Estimtion Techniques for System-on-Chip Design",
  booktitle = "Design Automation and Test in Europe (DATE)",
  year      = 2000
}

@INPROCEEDINGS{fornaciari_iccd99,
  author    = "William Fornaciari and Donatella Sciuto and Cristina Silvano",
  title     = "Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study",
  booktitle = "International Conference on Computer Design",
  address   = "Austin, Texas",
  year      = 1999,
  month     = oct # " 10--13",
  pages     = "131--136"
}

@INPROCEEDINGS{jensen_pdaw98,
  author    = "Forrest Jensen and Akhilesh Tyagi",
  title     = "Reduced Address Bus Switching with Gray {PC}",
  booktitle = "Power Driven Architecture Workshop",
  address   = "Barcelona, Spain",
  year      = 1998
}

@ARTICLE{musoll_ieee_tvlsi98,
  author  = "Enric Musoll and Tomas Lang and Jordi Cortadella",
  title   = "Working-Zone Encoding for Reducing the Energy in Microprocessor Address Buses",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1998,
  volume  = 6,
  number  = 4,
  month   = dec
}

@INPROCEEDINGS{musoll_pdaw98,
  author    = "Enric Musoll and Tomas Lang and Jordi Cortadella",
  title     = "Reducing the Energy of Address and Data Buses with the Working-Zone Encoding Technique and its Effect on Multimedia Applications",
  booktitle = "Power Driven Architecture Workshop",
  address   = "Barcelona, Spain",
  year      = 1998
}

@ARTICLE{benini_ieee_tvlsi98,
  author  = "Luca Benini and Giovanni De Micheli and Enrico Macii and Massimo Poncino and Stefano Quer",
  title   = "Power Optimization of Core-Based Systems by Address Bus Encoding",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1998,
  volume  = 6,
  number  = 4,
  month   = dec
}

@INPROCEEDINGS{benini_ieee_datce98,
  author    = "Luca Benini and Giovanni De Micheli and Enrico Macii and Donatella Sciuto and Cristina Silvano",
  title     = "Address Bus Encoding Techniques for System-Level Power Optimization",
  booktitle = "{IEEE} Design Automation and Test Conference in Europe",
  address   = "Paris, France",
  year      = 1998,
  month     = feb,
  pages     = "861--866"
}

@INPROCEEDINGS{mircea_glsvlsi95,
  author    = "Mircea R. Stan and Wayne P. Burleson",
  title     = "Coding and Terminated Bus for Low Power",
  booktitle = "Great Lakes Symposium on VLSI",
  address   = "Buffalo, NY",
  year      = 1995,
  month     = mar,
  pages     = "70--73"
}

@ARTICLE{mircea_ieee_tvlsi95,
  author  = "Mircea R. Stan and Wayne P. Burleson",
  title   = "Bus Invert Coding for Low Power {I/O}",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  volume  = 3,
  month   = mar,
  year    = 1995,
  pages   = "49--58"
}

@INBOOK{hennessy_patterson,
  author    = "John L. Hennessy and David A. Patterson",
  title     = "Computer Architecture A Quantitative Approach",
  publisher = "Morgan Kaufmann",
  edition   = "Second",
  year      = 1996,
}

@INPROCEEDINGS{kroning_iasted00,
  author    = "Daniel Kr{\"o}ning and Silvia M. M{\"u}ller",
  title     = "The Impact of Write-Back on the Cache Performance",
  booktitle = "18th IASTED International Conference on Applied Informatics",
  year      = "2000",
  publisher = "ACTA Press",
  pages     = "213--217"
}

@ARTICLE{gee_ieee_micro93,
  author  = "Jeffrey D. Gee and Mark D. Hill and Dionisios N. Pnevmatikatos and Alan Jay Smith",
  title   = "Cache Performance of the {SPEC92} Benchmark Suite",
  journal = "{IEEE} Micro",
  month   = aug,
  year    = 1993,
  pages   = "17--27",
  volume  = "13",
  number  = "4"
}

@INPROCEEDINGS{ghose_pdaw98,
  author = "Kanad Ghose and Milind B. Kamble",
  title = "Energy Efficient Cache Organizations for Superscalar Processors",
  booktitle = "Power Driven Architecture Workshop",
  address = "Barcelona, Spain",
  year = 1998
}

@INPROCEEDINGS{kamble_icvlsid97,
  author    = "Milind B. Kamble and Kanad Ghose",
  title     = "Energy-Efficiency of {VLSI} Caches: a Comparative Study",
  booktitle = "International Conference on VLSI Design",
  month     = jan,
  year      = 1997
}

@INPROCEEDINGS{albera_ieee_avmwlpd99,
  author    = "Gianluca Albera and R. Iris Bahar",
  title     = "Power/Performance Advantages of Victim Buffer in High-Performance Processor",
  booktitle = "{IEEE} Alessandro Volta Memorial Workshop on Low-Power Design",
  month     = mar,
  year      = 1999,
  address   = "Como, Italy"
}

@MISC{cpu_info_center,
  title        = "{CPU} Info Center",
  howpublished = {\url{http://www.eecs.berkeley.edu/CIC/}}
}

@MANUAL{systemc_manual,
  title        = "{S}ystem{C} User's Guide",
  organization = "Synopsys, Inc. CoWare, Inc. Frontier Design, Inc."
}

@Misc{trace_base,
  title        = "Trace Database, {P}arallel {A}rchitecture {R}esearch {L}aboratory, {N}ew {M}exico {S}tate {U}niversity",
  howpublished = {\url{http://tracebase.nmsu.edu/}}
}

@Misc{dinero_iv,
  author       = "Jan Edler and Mark D. Hill",
  title        = "Dinero {IV}, release 7",
  howpublished = {\url{http://www.cs.wisc.edu/~markhill/DineroIV}},
  month        = feb # " 6",
  year         = 1998
}

@TechReport{cacti,
  author      = "Glenn Reinman and Norm Jouppi",
  title       = "An Integrated Cache Timing and Power Model",
  institution = "COMPAQ Western Research Lab",
  year        = 1999,
  address     = "Palo Alto"
}

@TechReport{okuzawa_flynn_tr_94,
  author      = "Osamu Okuzawa and Michael J. Flynn",
  title       = "A Performance/Area Workbench for Cache Memory Design",
  institution = "Computer Systems Laboratory, Stanford University",
  year        = 1994,
  number      = "CSL-TR-94-635",
  address     = "Stanford, CA 94305-4055",
  month       = aug
}

@TechReport{fu_flynn_tr_94,
  author      = "Steve Fu and Michael J. Flynn",
  title       = "Area and Performance Analysis of Processor Configurations with Scaling of Technology",
  institution = "Computer Systems Laboratory, Stanford University",
  year        = 1994,
  number      = "CSL-TR-94-605",
  address     = "Stanford, CA 94305-4055",
  month       = mar
}

@Misc{sipper_html,
  author       = "Moshe Sipper",
  title        = "A Brief Introduction to Genetic Algorithns",
  howpublished = {\url{http://www.epfl.ch/~moshes/ga.html}}
}

@Manual{genesis_um,
  title  = "A User's Guide to {GENESIS}",
  author = "John J. Grefenstette",
  month  = oct,
  year   = 1990
}

@Misc{dalton_prj,
  title = "The {UCR} {D}alton {P}roject {IP}-{B}ased {E}mbedded {S}ystem {D}esign",
  howpublished = {\url{http://www.cs.ucr.edu/~dalton/}},
  key = "dalton"
}


@Misc{tms320c6211_ca,
  title = "{TMS320C6211} Cache Analysis",
  howpublished = "Texas Instruments",
  month = sep,
  year = 1998
}

@TechReport{fonseca_fleming_report_95,
  author      = "Carlos M. Fonseca and Peter J. Fleming",
  title       = "Multiobjective Optimization and Multiple Constraint Handling with Evolutionary Algorithms I: A Unified Formulation",
  institution = "University of Sheffield",
  year        = "1995",
  number      = "564",
  month       = jan # " 23"
}

@Article{fonseca_ec95,
  author    = "Carlos M. Fonseca and Peter J. Fleming",
  title     = "An Overview of Evolutionary Algorithms in Multiobjective Optimization",
  journal   = "Evolutionary Computation",
  pages     = "1--16",
  year      = "1995",
  volume    = 3,
  number    = 1
}

@InProceedings{fonseca_ga93,
  author = "Carlos M. Fonseca and Peter J. Fleming",
  title = "Genetic Algorithms for Multiobjective Optimization: Formulation, Discussion and Generalization",
  booktitle = "Genetic Algorithms: Proceedings of the Fifth International Conference",
  year = "1993",
  editor = "Morgan Kaufmann",
  address = "San Mateo, CA",
  month = jul
}


@Article{coello_constraints_00,
  author  = "Carlos A. Coello Coello",
  title   = "Treating Constraints as Objectives for Single-Objective Evolutionary Optimization",
  journal = "Engineering Optimization",
  year    = 2000,
  volume  = 32,
  number  = 3,
  pages   = "275--308"
}

@InProceedings{stanley_icga95,
  author    = "Timothy J. Stanley and Trevor Mudge",
  title     = "A Parallel Genetic Algorithm for Multiobjective Microprocessor Design",
  booktitle = "6th International Conference on Genetic Algorithms",
  year      = "1995",
  address   = "Pittsburgh, PA",
  month     = jul
}

@ARTICLE{zitzler_ieee_dtc00,
 author  = "Michael Eisenring and Eckart Zitzler and Lothar Thiele",
 title   = "Conflicting Criteria in Embedded System Design",
 journal = "{IEEE} Design and Test of Computers",
 year    = "2000",
 volume  = "17",
 number  = "2",
 pages   = "51--59",
 month   = apr # "--" # jun
}

@ARTICLE{benini_ieee_dtc00,
 author  = "Luca Benini and Alberto Macii and Enrico Macii and Masimo Poncino",
 title   = "Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation",
 journal = "{IEEE} Design and Test of Computers",
 year    = "2000",
 volume  = "17",
 number  = "2",
 pages   = "74--85",
 month   = apr # "--" # jun
}

@InProceedings{stitt_cases00,
  author    = "Greg Stitt and Frank Vahid and Tony Givargis and Roman Lysecky",
  title     = "A First-step Towards an Architecture Tuning Methodology for Low Power",
  booktitle = "Compilers, Architectures, and Synthesis for Embedded Systems",
  year      = 2000,
  month     = nov
}

@InProceedings{vahid_codes99,
  author    = "Frank Vahid and Tony Givargis",
  title     = "The Case for a Configure-and-Execute Paradigm",
  booktitle = "International Workshop on Hardware/Software Codesign (CODES)",
  pages     = "59--63",
  year      = 1999,
  month     = may
}

@InProceedings{givargis_asp_dac_01,
  author    = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title     = "Trace-driven System-level Power Evaluation of System-on-a-chip Peripheral Cores",
  booktitle = "Asia South-Pacific Design Automation Conference (ASP-DAC)",
  year      = 2001,
  month     = jan
}

@Article{romero_jors98,
  author  = "Carlos Romero and Mehrdad Tamiz and D.F. Jones",	 
  title   = "Goal programming, compromise programming and reference point method formulations: linkages and utility interpretations",
  journal = "Journal of the Operational Research Society",
  year    = "1998",
  number  = "49",
  pages   = "986--991"
}

@InProceedings{simunic_dac99,
  author    = "Tajana Simunic and Luca Benini and Giovanni De Micheli",
  title     = "Cycle-Accurate Evaluation of Energy Consumption in Embedded Systems",
  booktitle = "Proceedings of the 36th Conference on Design Automation",
  pages     = "867--872",
  year      = "1999",
  month     = jun # "21--25",
  address   = "New Orleans, LA, USA"
}

@InProceedings{shin_aspdac00,
  author    = "Youngsoo Shin and Kiyoung Choi",
  title     = "Narrow Bus Encoding for Low Power Systems",
  booktitle = "Asia South Pacific Design Automation Conference (ASPDAC)",
  pages     = "217--220",
  year      = "2000",
  month     = jan
}

@Article{benini_ieee_tcad00,
  author  = "Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino and Ricardo Scarsi",
  title   = "Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = "2000",
  volume  = "19",
  number  = "9",
  pages   = "969--980",
  month   = sep
}

@Article{ramprasad_ieee_tcs99a,
  author   = "Sumat Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj",
  title    = "Signal Coding for Low Power: Fundamental Limits and Practical Realizations",
  journal  = "{IEEE} Transactions on Circuits \& Systems II: Analog \& Digital Signal Processing",
  year     = "1999",
  volume   = "46",
  number   = "7",
  pages    = "923--929",
  month    = jul
}

@Article{ramprasad_ieee_tcs99b,
  author  = "Sumat Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj",
  title   = "Decorrelating ({DECOR}) Transformations For Low-Power Digital Filters",
  journal = "{IEEE} Transactions on Circuits \& Systems II: Analog \& Digital Signal Processing",
  year    = "1999",
  volume  = "46",
  number  = "6",
  pages   = "776--788",
  month   = jun
}

@Article{ramprasad_ieee_tvlsi99,
  author  = "Sumat Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj",
  title   = "A Coding Framework For Low-Power Address And Data Busses",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = "1999",
  volume  = "7",
  number  = "2",
  pages   = "221--221",
  month   = jun
}

@Article{ramprasad_ieee_tvlsi99b,
  author  = "Sumat Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj",
  title   = "Information-Theoretic Bounds On Average Signal Transition Activity",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = "1999",
  volume  = "x",
  number  = "y",
  pages   = "xxx--yyy",
  month   = sep
}

@InProceedings{ramprasad_icvlsid98,
  author    = "Sumat Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj",
  title     = "Coding For Low-Power Address And Data Busses: A Source-Coding Framework and Applications",
  booktitle = "International Conference on VLSI Design",
  pages     = "18--23",
  year      = "1998",
  address   = "Chennai, India",
  month     = jan # " 5--9"
}

@InProceedings{palesi_codes01,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "Parameterized System Design Based on Genetic Algorithms",
  booktitle = "9th. International Symposium on Hardware/Software Co-Design",
  pages     = "177--182",
  year      = "2001",
  address   = "Copenhagen, Denmark",
  month     = apr # " 25--27"
}

@Article{vahid_ieee_comp01,
  author  = "Frank Vahid and Tony Givargis",
  title   = "Platform Tuning for Embedded Systems Design",
  journal = "{IEEE} Computer",
  year    = "2001",
  volume  = "34",
  number  = "3",
  pages   = "112--114",
  month   = mar
}

@InProceedings{givargis_aspdac01,
  author    = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title     = "Trace-driven System-level Power Evaluation of System-on-a-chip Peripheral Cores",
  booktitle = "Asia South-Pacific Design Automation Conference (ASP-DAC)",
  year      = 2001,
  month     = jan
}

@Article{coello_kis99,
  author  = "Carlos A. Coello Coello",
  title   = "A Comprehensive Survey of Evolutionary-Based Multiobjective Optimization Techniques",
  journal = "Knowledge and Information Systems. An International Journal",
  year    = "1999",
  volume  = 1,
  number  = 3,
  pages   = "269--308",
  month   = aug
}

@InBook{pareto,
  author    = "Vilfredo Pareto",
  publisher = "F. Rouge",
  title     = "Cours D'Economie Politique",
  year      = "1896",
  volume    = "I--II",
  address   = "Lausanne"
}

@article{vanveldhuizen_ec00,
  author  = "David A. Van Veldhuizen and Gary B. Lamont",
  title   = "Multiobjective Evolutionary Algorithms: Analyzing the State-of-the-Art",
  journal = "Evolutionary Computation",
  volume  = "8",
  number  = "2",
  pages   = "125--147",
  year    = "2000",
  url     = "citeseer.nj.nec.com/vanveldhuizen00multiobjective.html"
}

@InProceedings{schaffer_ga85,
  author    = "J. David Schaffer",
  title     = "Multiple Objective Optimization with Vector Evaluated Genetic Algorithms",
  booktitle = "Genetic Algorithms and their Applications: Proceedings of the First International Conference on Genetic Algorithms",
  pages     = "93--100",
  year      = "1985",
  publisher = "Lawrence Erlbaum"
}

@Article{zitzler_ec00,
  author  = "Eckart Zitzler and Kalyanmoy Deb and Lothar Thiele",
  title   = "Comparison of Multiobjective Evolutionary Algorithms: Empirical Results",
  journal = "Evolutionary Computation",
  year    = "2000",
  volume  = 8,
  number  = 2,
  pages   = "173--195"
}

@Article{zitzler_ieee_ec99,
  author  = "Eckart Zitzler and Lothar Thiele",
  title   = "Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = "1999",
  volume  = 4,
  number  = 3,
  pages   = "257--271",
  month   = nov
}

@Manual{galib_24,
  title        = "{GA}lib: A {C}++ Library of Genetic Algorithm Components",
  author       = "Matthew Wall",
  organization = "Mechanical Engineering Department, Massachusetts Institute of Technology",
  month        = aug,
  year         = 1996
}

@InProceedings{fornaciari_codes01,
  author    = "William Fornaciari and Donatella Sciuto and Cristina Silvano and Vittorio Zaccaria",
  title     = "A Design Framework to Efficiently Explore Energy-Delay Tradeoffs",
  booktitle = "9th. International Symposium on Hardware/Software Co-Design",
  pages     = "260--265",
  year      = "2001",
  address   = "Copenhagen, Denmark",
  month     = apr # " 25--27"
}

@Misc{sia_itrs99,
  title        = "International Thechnology Roadmap for Semiconductors",
  howpublished = "Semiconductor Industry Association",
  key          = "sia99",
  year         = "1999"
}

@Book{mazumder99,
  author    = "Pinaki Mazumder and Elizabeth M. Rudnick",
  title     = "Genetic Algorithms for VLSI Design, Layout \& Test Automation",
  publisher = "Prentice Hall, Inc.",
  year      = "1999"
}

@Book{rajsuman_soc_dt,
  author    = "Rochit Rajsuman",
  title     = "System-on-a-Chip Design and Test",
  publisher = "Artech House",
  year      = 2000
}

@Article{su_ieee_dtc94,
  author  = "C. Su and C. Tsui and A. Despain",
  title   = "Saving power in the control path of embedded processors",
  journal = "{IEEE} Design and Test of computers",
  year    = 1994,
  volume  = 11,
  number  = 4,
  pages   = "24--30"
}

@InProceedings{zitzler_eurogen01,
  author    = "Eckart Zitzler and Marco Laumanns and Lothar Thiele",
  title     = "{SPEA2}: Improving the Performance of the Strength Pareto Evolutionary Algorithm",
  booktitle = "{EUROGEN} 2001. Evolutionary Methods for Design, Optimization and Control with Applications to Industrial Problems",
  year      = 2001,
  address   = "Athens, Greece",
  month     = sep,
  pages     = "95--100"
}

@TechReport{zitzler_tr01,
  author      = "Eckart Zitzler and Marco Laumanns and Lothar Thiele",
  title       = "{SPEA2}: Improving the Performance of the Strength Pareto Evolutionary Algorithm",
  institution = "Computer Engineering and Communication Networks Lab", 
  year        = 2001,
  address     = "Swiss Federal Institute of Technology (ETH) Zurich, Gloriastrasse 35, CH-8092",
  month       = may,
  number      = "TIK-Report 103"
}

@InProceedings{corne_ppsn00,
  author    = "David W. Corne and Joshua D. Knowles and Martin J. Oates",
  title     = "The Pareto Envelope-based Selection Algorithm for Multiobjective Optimization",
  booktitle = "Parallel Problem Solving from Nature - PPSN VI 6th International Conference",
  editor    = "Marc Schoenauer and Kalyanmoy Deb and G{\"u}nter Rudolph and Xin Yao and Evelyne Lutton and Juan Julian Merelo and Hans-Paul Schwefel",
  publisher = "Springer. Lecture Notes in Computer Science No. 1917",
  pages     = "839--848",
  year      = 2000
}

@InProceedings{deb_tr00 ,
  author    = "Kalyanmoy Deb and Samir Agarwal and Amrit Pratap and T. Meyarivan",
  title     = "A Fast Elitist Non-Dominated Sorting Genetic Algorithm for Multi-Objective Optimization: {NSGA-II}",
  booktitle = "Proceedings of the Parallel Problem Solving from Nature VI Conference",
  pages     = "849--858",
  year      = 2000,
  editor    = "Marc Schoenauer and Kalyanmoy Deb and G{\"u}nter Rudolph and Xin Yao and Evelyne Lutton and Juan Julian Merelo and Hans-Paul Schwefel",
  publisher = "Springer. Lecture Notes in Computer Science No. 1917"
}

@Article{deb_tec02,
  author  = "Kalyanmoy Deb and Amrit Pratap and Sameer Agarwal and T. Meyarivan",
  title   = "A Fast Elitist Multiobjective Genetic Algorithm: {NSGA-II}",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 2002,
  volume  = 6,
  number  = 2,
  pages   = "182--197",
  month   = apr
}

@InProceedings{alpert_pdw96,
  author    = "Charles J. Alpert and Lars W. Hagen and Andrew B. Kahng",
  title     = "A Hybrid Multilevel/Genetic Approach for Circuit Partitioning",
  booktitle = "Fifth ACM/SIGDA Physical Design Workshop",
  pages     = "100--105",
  year      = 1996,
  month     = apr
}

@Article{shahookar_tcad90,
  author  = "K. Shahookar and P. Mazumder",
  title   = "A genetic approach to standard cell placement using metagenetic parameter optimization",
  journal = "{IEEE} Transactions on Computer-Aided Design",
  year    = 1990,
  volume  = 9,
  pages   = "500--511",
  month   = may
}

@Article{lienig_ec93,
  author  = "Jens Lienig and K. Thulasiraman",
  title   = "A genetic algorithm for channel routing in {VLSI} circuits",
  journal = "Evolutionary Computation",
  year    = 1993,
  volume  = 1,
  number  = 4,
  pages   = "293--311"
}

@InProceedings{jiang_cicc97,
  author    = "Yi-Min Jiang and Kwang-Ting Cheng and Angela Krstic",
  title     = "Estimation of Maximum Power and Instantaneous Current Using a Genetic Algorithm",
  booktitle = "Proceedings of {IEEE} Custom Integrated Circuits Conference",
  pages     = "135--138",
  year      = 1997,
  month     = may
}

@InProceedings{kommu_edac93,
  author    = "V. Kommu and I. Pomenraz",
  title     = "{GAFAP}: Genetic Algorithm for {FPGA} technology mapping",
  booktitle = "European Design Automation Conference",
  pages     = "300--305",
  year      = 1993
}

@Article{alpert_vlsij95,
  author  = "Charles J. Alpert and Andrew B. Kahng",
  title   = "Recent Developments in Netlist Partitioning: A Survey",
  journal = "VLSI Journal",
  year    = 1995,
  volume  = 19,
  number  = "1--2",
  pages   = "1--81"
}

@Article{saab_tcad96,
  author  = "D. Saab and Y. Saab and J. Abraham",
  title   = "Automatic Test Vector Cultivation for Sequential {VLSI} Circuits Using Genetic Algorithms",
  journal = "{IEEE} Transactions on Computer-Aided Design",
  year    = 1996,
  volume  = 15,
  number  = 10,
  pages   = "1278--1285",
  month   = oct
}

@Misc{comp_ai_genetic,
  author       = "J{\"o}rg Heitk{\"o}tter and David Beasley",
  title        = "The Hitch-Hiker's Guide to Evolutionary Computation",
  howpublished = {\url{http://surf.de.uu.net/encore/www/}},
  month        = apr # " 12",
  year         = 2001,
}

@Book{holland_75,
  author    = "John H. Holland",
  title     = "Adaption in Natural and Artificial Systems",
  publisher = "MI: University of Michigan Press",
  year      = 1975
}

@InProceedings{laumanns_emco,
  author    = "Marco Laumanns and Eckart Zitzler and Lothar Thiele",
  title     = "On the effects of archiving, elitism, and density based selection in evolutionary multi-objective optimization",
  booktitle = "Proceedings of the First International Conference on Evolutionary Multi-Criterion Optimization",
  pages     = "181--186",
  year      = 2001,
  month     = mar
}

@InProceedings{givargis_iccad01,
  author    = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title     = "System-level Exploration for {P}areto-optimal Configurations in Parameterized {S}ystems-on-a-{C}hip",
  booktitle = "International Conference on Computer Aided Design",
  year      = 2001,
  month     = nov,
  pages     = "25--30"
}

@Article{gonzalez_micro00,
  author  = "Ricardo E. Gonzalez",
  title   = "Xtensa: A Configurable and Extensible Processor",
  journal = "{IEEE} Micro",
  year    = 2000,
  pages   = "60--70"
}

@Misc{arc_cores,
  key          = "arc",
  title        = "{ARC} Cores Ltd",
  howpublished = {\url{http://www.arccores.com/}},
  month        = oct,
  year         = 2001
}

@Misc{vlsi_tech,
  key          = "vlsitech",
  title        = "{VLSI} Technology Inc.",
  howpublished = {\url{http://www.vlsi.com/}},
  month        = oct,
  year         = 2001
}

@Article{bottoms_ieee_dt98,
  author = "Bill Bottoms",
  title = "The Third Millennium's Test Dilemma",
  journal = "{IEEE} Design \& Test",
  year = 1998,
  volume = 15,
  number = 4,
  pages = "7--11",
  month = oct # "--" # dec
}

@InProceedings{malik_iccases00,
  author    = "Afzal Malik and Bill Moyer and Dan Cermak",
  title     = "A Programmable Unified Cache Architecture for Embedded Applications",
  booktitle = "International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",
  year      = 2000
}


@Article{albonesi_micro99,
  author  = "D.H.~Albonesi",
  title   = "Selective Cache Ways: On-Demand Cache Resource Allocation",
  journal = "MICRO",
  year    = 1999
}

@InProceedings{malik_islped00,
  author    = "Afzal Malik and Bill Moyer and Dan Cermak",
  title     = "A Low Power Unified Cache Architecture Providing Power and Performance Flexibility",
  booktitle = "International Symposium on Low Power Electronics and Design",
  pages     = "241--243",
  year      = 2000
}

@InProceedings{parthasarathy_isca00,
  author    = "Parthasarathy Ranganathan and Sarita Adve and Norman P. Jouppi",
  title     = "Reconfigurable Caches and their Application to Media Processing",
  booktitle = "International Symposium on Computer Architecture",
  pages     = "214--224",
  year      = 2000
}

@Article{givargis_daes02,
  author  = "Tony Givargis and Frank Vahid",
  title   = "Tuning of Cache Ways and Voltage for Low-Energy Embedded System Platforms",
  journal = "Design Automation for Embedded Systems",
  year    = 2002,
  volume  = 7,
  pages   = "35--51"
}

@Article{lu_tvlsi02,
  author  = "Yung-Hsiang Lu and Luca Benini and Giovanni De Michelli",
  title   = "Power-Aware Operating Systems for Interactive Systems",
  journal = "{IEEE} transactions on very large scale integration systems",
  volume  = 10,
  number  = 2,
  month   = apr,
  year    = 2002
}

@Article{fornaciari_daes02,
  author  = "William Fornaciari and Donatella Sciuto and Cristina Silvano and Vittorio Zaccaria",
  title   = "A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems",
  journal = "Design Automation for Embedded Systems",
  year    = 2002,
  volume  = 7,
  pages   = "7--33"
}

@InProceedings{kirovski_aspdac98,
  author    = "Darko Kirovski and Chunho Lee and Miodrag Potkonjak and William Mangione-Smith",
  title     = "Synthesis Of Power Efficient Systems-On-Silicon",
  booktitle = "Asia and South Pacific Design Automation Conference",
  year      = 1998
}

@TechReport{snider_hp01,
  author      = "Greg Snider",
  title       = "Spacewalker: Automated Design Space Exploration for Embedded Computer Systems",
  institution = "HP Laboratories Palo Alto",
  year        = "2001"
}

@InProceedings{hu_dac99,
  author    = "X. Hu and G. W. Greenwood and S. Ravichandran and G. Quan",
  title     = "A Framework for User Assisted Design Space Exploration",
  booktitle = "36th Design Automation Conference",
  year      = 1999,
  pages     = "414--419"
}

@InProceedings{vijaykrishnan_isca00,
  author    = "Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin and Hyun Suk Kim and W. Ye",
  title     = "Energy-driven integrated hardware-software optimizations using SimplePower",
  booktitle = "International Symposium on Computer Architecture (ISCA)",
  pages     = "95--106",
  year      = "2000",
}

@Book{catthoor_book,
  author    = "Francky Catthoor and Sven Wuytack and Eddy De Greef and Florin Balasa",
  title     = "Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Desig",
  publisher = "Kluwer Academic Publishers",
  year      = 1998
}

@InProceedings{li_dac98,
  author    = "Yanbing Li and J{\"o}rg Henkel",
  title     = "A Framework for Estimating and Minimizing Energy Dissipation of Embedded {HW/{SW}} Systems",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "188--193",
  year      = 1998
}

@Article{bellas_tvlsi00,
  author  = "Nikolaos Bellas and Ibrahim N. Hajj and Constantine D. Polychronopoulos and George Stamoulis",
  title   = "Architectural and compiler techniques for energy reduction in high-performance microprocessors",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = "2000",
  volume  = 8,
  number  = 3
}

@InProceedings{brooks_isca00,
  author    = "David Brooks and Vivek Tiwari and Margaret Martonosi",
  title     = "Wattch: a framework for architectural-level power analysis and optimizations",
  booktitle = "International Symposium on Computer Architecture (ISCA)",
  pages     = "83--94",
  year      = "2000"
}

@Article{conte_tvlsi00,
  author  = "Thomas M. Conte and Kishore N. Menezes and Sumedh W. Sathaye and Mark C. Toburen",
  title   = "System-Level Power Consumption Modeling and Tradeoff Analysis Techniques for Superscalar Processor Design",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = "2000",
  volume  = 8,
  number  = 2
}

@InProceedings{scott_iscapdmw98,
  author    = "Jeff Scott and Lea Hwang Lee and John Arends and Bill Moyer",
  title     = "Designing the Low-Power {M*CORE} Architecture",
  booktitle = "Power Driven Microarchitecture Workshop at ISCA98",
  year      = 1998,
  address   = "Barcelona, Spain",
  month     = jun
}

@Book{gajski_book91,
  author    = "D. Gajski and N. Dutt and A. Wu and S. Lin",
  title     = "High-Level Synthesis: Introduction to Chip and System Design",
  publisher = "Kluwer Academic Publishers",
  year      = 1991
}

@Article{kiefendorff_mr98,
  author  = "Keith Kiefendorff",
  title   = "Transistor Budgets Go Ballistic",
  journal = "Microprocessor Report",
  year    = 1998,
  volume  = 12,
  number  = 10,
  pages   = "14--18",
  month   = aug # " 3"
}

@Misc{baty_eetimes98,
  author       = "K. Baty",
  howpublished = "{EE} {T}imes",
  month        = jun # " 8",
  year         = 1998,
  note         = "{DAC} preview, Issue 1011"
}

@InProceedings{evans_dac98,
  author    = "Adrian Evans and Allan Silburt and Gary Vrckovnik and Thane Brown and Mario Dufresne and Geoffrey Hall and Tung Ho and Ying Liu Nortel",
  title     = "Functional Verification of Large {ASIC}s",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  year      = 1998
}

@Article{kumar_dt97,
 author  = "J. Kumar",
 title   = "Prototyping the {M68060} for Current Verification",
 journal = "{IEEE} Design and Test of Computers",
 year    = "1997",
 pages   = "34--43",
 month   = jan # "--" # mar
}

@Misc{oak_quatro,
  author       = "{Oak Technology, Inc.}",
  title        = "Oak Technology Unveils Quatro[tm] System-on-a-Chip Platform for Next-Generation Personal Imaging and Printing Devices",
  howpublished = {\url{http://www.oaktech.com}},
}

@Misc{lucent_sceptre,
  author       = "{Agere Technologies}",
  title        = "Lucent Technologies Launches phase 2+ and {3G}-Compatible Sceptre 3 Cellular Chips for Broad Customer Choice",
  howpublished = {\url{http://www.lucent.com}},
}

@Misc{triscend_a7,
  author       = "{Triscend Corporation}",
  title        = "The {T}riscend {A7}[tm]",
  howpublished = {\url{http://www.triscend.com}}
}

@Misc{atmel_fpslic,
  author       = "{Atmel Corporation}",
  title        = "{FPSLIC}[tm]",
  howpublished = {\url{http://www.atmel.com}}
}

@Misc{altera_excalibur,
  author       = "{Altera Corporation}",
  title        = "About Excalibur Embedded Processors",
  howpublished = {\url{http://www.altera.com}}
}

@Misc{xilinx_virtex,
  author       = "{Xilinx, Inc.}",
  title        = "Virtex-{II} Pro Platform {FPGA}s",
  howpublished = {\url{http://www.xilinx.com}}
}

@Misc{expfirst_utopia,
  author       = "{Experience First, Inc.}",
  title        = "Product Information---Intellectual Property",
  howpublished = {\url{http://www.expfirst.com}}
}

@Misc{philips_ip,
  author       = "{Philips Electronics}",
  title        = "Philips' {IP} Portfolio",
  howpublished = {\url{http://www.semiconductors.philips.com}}
}

@Misc{xilinx_ipcenter,
  author       = "{Xilinx, Inc.}",
  title        = "{IP} Center",
  howpublished = {\url{http://www.xilinx.com}}
}

@TechReport{santosh_hptr00,
  author      = "Santosh G. Abraham and B. Ramakrishna Rau and Robert Schreiber",
  title       = "Fast Design Space Exploration Through Validity and Quality Filtering of Subsystem Designs",
  institution = "HP Laboratories Palo Alto",
  year        = 2000,
  number      = "HPL-2000-98",
  month       = jul
}

@Article{najm_tvlsi,
  author  = "F. N. Najm",
  title   = "A Survey of Power Estimation Techniques in {VLSI} Circuits",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1995,
  volume  = 2,
  number  = 4,
  pages   = "446--455",
  month   = jan
}

@Article{kang_ssc86,
  author  = "S. M. Kang",
  title   = "Accurate Simulation of Power Dissipation in {VLSI} Circuits",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 1986,
  volume  = 21,
  number  = 5,
  pages   = "889-891",
  month   = oct
}

@INPROCEEDINGS{yocoub_iscs89,
  author    = "G. Y. Yocoub and W. H. Ku",
  title     = "An Accurate Simulation Technique for Short-Circuit Power Dissipation Based on Current Component Isolation",
  booktitle = "{IEEE} International Symposium on Circuits and Systems",
  year      = 1989,
  pages     = "1157--1161"
}

@Article{najm_tcad93,
  author  = "F. N. Najm",
  title   = "Transition Density: A New Measure of Activity in Digital Circuits",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1993,
  volume  = 12,
  number  = 2,
  pages   = "310--323",
  month   = feb
}

@InProceedings{ghosh_dac92,
  author    = "A. Ghosh and Srinivas Devadas and Kurt Keutzer and Jacob White",
  title     = "Estimation of Average Switching Activity in Combinational and Sequential Circuits",
  booktitle = "Proceeding of the 29th Design Automation Conference (DAC)",
  pages     = "253--259",
  year      = 1992
}

@InProceedings{cirit_iccad87,
  author    = "M. A. Cirit",
  title     = "Estimating Dynamic Power Consumption of {CMOS} Circuits",
  booktitle = "International Conference on Computer-Aided Design (ICCAD)",
  pages     = "534--537",
  year      = 1987,
  month     = nov
}

@InProceedings{burch_dac88,
  author    = "R. Burch and F. Najm and P. Yang and D. Hocevar",
  title     = "Pattern-Independent Current Estimation for Reliability Analysis of {CMOS} Circuits",
  booktitle = "25th {ACM/IEEE} Design Automation Conference",
  pages     = "294--299",
  year      = "1988",
  month     = jun
}

@Article{najm_tcad90,
  author  = "F. N. Najm and R. Burch and P. Yang",
  title   = "Probabilistic Simulation for Reliability Analysis of {CMOS} {VLSI} Circuits",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1990,
  volume  = 9,
  number  = 4,
  pages   = "379--383",
  month   = jul
}

@InProceedings{huizer_sscc90,
  author    = "C. M. Huizer",
  title     = "Power Dissipation Analysis of {CMOS} {VLSI} Circuits by Means of Switch Level Simulation",
  booktitle = "{IEEE} European Solid State Circuit Conference, Grenoble, France",
  pages     = "61--64",
  year      = 1990
}

@InProceedings{burch_cad92,
  author    = "R. Burch and F. Najm and P. Yang and T. Trick",
  title     = "{McPOWER}: A {Monte Carlo} Approach to Power Estimation",
  booktitle = "{IEEE/ACM} International Conference on Computer-Aided Design, Santa Clara, CA",
  pages     = "90--97",
  year      = "1992",
  month     = nov
}

@InProceedings{xakellis_dac94,
  author    = "M. Xakellis and F. Najm",
  title     = "Statistical Estimation of the Switching Activity in Digital Circuits",
  booktitle = "31st {ACM/IEEE} Design Automation Conference, San Diego, CA",
  pages     = "728--733",
  year      = "1994"
}

@InProceedings{landman_edac93,
  author    = "Paul Landman and Jan Rabaey",
  title     = "Power Estimation for High Level Synthesis",
  booktitle = "Proceding of {EDAC-AUROASIC}",
  pages     = "361--366",
  year      = 1993,
  month     = feb
}

@PhdThesis{landman_phdthesis,
  author = "Paul Landman",
  title  = "Low-Power Architectural Design Methodologies",
  school = "University of California, Berkeley",
  year   = 1994,
  month  = aug # " 30th"
}

@InProceedings{scott_sp90,
  author    = "Scott R. Powell and Paul M. Chau",
  title     = "Estimating Power Dissipation of {VLSI} Signal Processing Chips: The {PFA} Technique",
  booktitle = "{VLSI} Signal Processing IV",
  pages     = "250--259",
  year      = 1990
}

@InProceedings{chandrakasan_iccad92,
  author    = "Anantha P. Chandrakasan",
  title     = "{HYPER-LP}: A System Power Minimization Using Architectural Transformations",
  booktitle = "International Conference on Computer-Aided Design (ICCAD)",
  pages     = "300--303",
  year      = 1992,
  month     = nov
}

@Article{chandrakasan_tcad95,
  author  = "Anantha P. Chandrakasan",
  title   = "Optimizing Power Using Transformations",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1995,
  pages   = "12--31",
  month   = jan
}

@InProceedings{mehra_iwlpd94,
  author    = "Renu Mehra and Jan M. Rabaey",
  title     = "Behavioral Level Power Estimation and Exploration",
  booktitle = "International Workshop on Low Power Design",
  volume    = 38,
  pages     = "165--170",
  year      = 1994,
  month     = apr
}

@InProceedings{andrews_asplos92,
  author    = "Kristy Andrews and Duane Sand",
  title     = "Migrating {CISC} Computer Family onto {RISC} via Object Code Translation",
  booktitle = "5th International Conference on Architectural Support for Programming Languages and Operating Systems",
  pages     = "213--222",
  year      = 1992,
  month     = oct
}

@InProceedings{agarwal_isca86,
  author    = "Anant Agarwal and Richard L. Sites and Mark Horowitz",
  title     = "{ATUM}: A New Technique for Capturing Address Traces Using Microcode",
  booktitle = "13th International Symposium on Computer Architecture",
  pages     = "119--127",
  year      = 1986,
  month     = jun
}

@InProceedings{sosic_pldi92,
  author    = "Rok Sosic",
  title     = "Dynascope: A Tool for Program Directing",
  booktitle = "1992 {ACM}, Conference on Programming Language Design and Implementation",
  pages     = "12--21",
  year      = 1992,
  month     = jun
}

@Misc{davies_93,
  author       = "Peter Davies and Philippe LaCroute and John Heinlein and Mark Horowitz",
  title        = "Mable: A Technique for efficient Machine Simulation",
  howpublished = "Quantum Effecr Design, Inc., adn Stanford University",
  year         = 1993
}

@Article{silberman_comp93,
  author  = "Gabriel M. Silberman and Kemal Ebcioglu",
  title   = "An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures",
  journal = "{IEEE} Computer",
  year    = 1993,
  pages   = "39--56",
  month   = jun
}

@InProceedings{veenstra_mascts94,
  author    = "Jack E. Veenstra and Robert J. Fowler",
  title     = "{MINT}: A front End for Efficient Simulation of Shared-Memory Multiprocessors",
  booktitle = "2nd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems",
  pages     = "201--207",
  year      = 1994,
  month     = jan
}

@Article{larus_94,
  author  = "James R. Larus and Thomas Ball",
  title   = "Rewriting Executable Files to Measure Program Behavior",
  journal = "Software - Practice and Experience",
  year    = 1994,
  volume  = 4,
  number  = 2,
  pages   = "197--218",
  month   = feb
}

@TechReport{cmelik_shade,
  author      = "Robert F. Cmelik and David Keppel",
  title       = "Shade: A Fast Instruction-Set Simulator for Execution Profiling",
  institution = "Sun Microsystems Laboratories, Inc., and the University of Washington",
  year        = 1993
}

@InBook{hennessy_hsibook,
  author    = "John Hennessy and David Patterson",
  publisher = "Morgan Kaufman",
  title     = "Computer Organization and Design: The Hardware-Software Interface",
  chapter   = "Appendix A",
  year      = 1993
}

@InProceedings{deegener_cdt98,
  author    = "Matthias Deegener and Sorin A. Huss",
  title     = "Design Space Exploration Techniques for the Codesign of Embedded Data Processing Systems",
  booktitle = "IEE Proceedings of Computer Digital Techniques",
  pages     = "161--170",
  year      = 1998,
  volume    = 145,
  month     = may
}

@PhdThesis{lapinskii_phdthesis,
  author = "Viktor Lapinskii",
  title  = "Algorithms for Compiler-Assisted Design Space Exploration of Clustered {VLIW} {ASIP} Datapaths",
  school = "Faculty of the Graduate School of The University of Texas at Austin",
  year   = 2001,
  month  = may,
}

@InProceedings{lahiri_iccad00,
  author      = "Kanishka Lahiri and Anand Raghunathan and Sujit Dey",
  title       = "Efficient Exploration of the SoC Communication Architecture Design Space",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 2000
}

@InProceedings{peixoto_date99,
  author    = "Helvio P. Peixoto and Margarida F. Jacome and Ander Royo and Juan C. Lopez",
  title     = "The Design Space Layer: Supporting Early Design Space Exploration for Core-Based Designs",
  booktitle = "{IEEE} Design Automation and Test Conference in Europe",
  year      = 1999,
  month     = mar
}

@InProceedings{reinhardt_sigmetrics93,
  author    = "Steven K. Reinhardt and Mark D. Hill and James R. Larus and Alvin R. Lebeck and James C. Lewis and David A. Wood",
  title     = "The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers on Measurement and Modeling of Computer Systems",
  booktitle = "ACM SIGMETRICS",
  pages     = "48--60",
  year      = 1993,
  month     = jun
}

@Article{tiwari_tvlsi94,
  author  = "Vivek Tiwari and Sharad Malik and Andrew Wolfe",
  title   = "Power Analysis of Embedded Software: A First Step Toward Software Power Minimization",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1994,
  volume  = 2,
  number  = 4,
  pages   = "437--445"
}

@InProceedings{hsieh_dac97,
  author    = "Cheng-Ta Hsieh and Massoud Pedram and Gaurav Mehta and Fred Rastgar",
  title     = "Profile Driven Program Synthesis for Evaluation of System Power Dissipation",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  year      = 1997
}

@InProceedings{barndolese_codes00,
  author    = "Carlo Brandolese and William Fornaciari and Fabio Salice and Donatella Sciuto",
  title     = "Energy Evaluation for 32-bit Microprocessor",
  booktitle = "International Symposium on Hardware/Software Co-Design",
  year      = 2000,
  pages     = "24--28",
  month     = may # " 3--5"
}

@Article{evans_jssc95,
  author  = "Robert J. Evans and Paul D. Franzon",
  title   = "Energy Consumption Modeling and Optimization for {SRAM}s",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 1995,
  volume  = 30,
  number  = 5,
  pages   = "571--579"
}

@Article{givargis_tcad02,
  author  = "Tony Givargis and Frank Vahid",
  title   = "Platune: A Tuning Framework for System-on-a-Chip Platforms",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2002,
  volume  = 21,
  number  = 11,
  month   = nov,
  pages   = "1317--327"
}

@Article{panda_tcad99,
  author  = "Preeti Ranjan Panda and Nikil D. Dutt and Alexandru Nicolau",
  title   = "Local Memory Exploration and Optimization in Embedded Systems",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1999,
  volume  = 18,
  number  = 1
}

@TechReport{smith_pixie91,
  author      = "M. D. Smith",
  title       = "Tracing With Pixie",
  institution = "Technical Report CSL-TR-91-497, Stanford University, Computer Systems Laboratory",
  year        = 1991
}

@InProceedings{moya_ec99,
  author    = "Francisco Moya and Jos\'e M. Moya and Juan Carlos Lopez",
  title     = "Evaluation of Design Space Exploration Strategies",
  booktitle = "25th Euromicro Conference, 1999",
  year      = 1999
}

@InProceedings{gerlach_iccd00,
  author    = "Joachim Gerlach and Wolfgang Rosenstiel",
  title     = "A Methodology and Tool for Automated Transformational High-Level Design Space Exploration",
  booktitle = "{IEEE} International Conference on Computer Design: VLSI in Computers \& Processors",
  year      = 2000,
  month     = sep
}

@Article{palesi_vlsid01,
  author  = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Davide Sarta",
  title   = "An Instruction-Level Power Analysis Model with Data Dependency",
  journal = "{VLSI} Design",
  year    = 2001,
  volume  = 12,
  number  = 2,
  pages   = "245--273"
}

@TechReport{tiwari_nec92,
  author      = "Vivek Tiwari and Pranav Ashar and Sharad Malik",
  title       = "Technology Mapping for Low Power",
  institution = "NEC CCRL Technical Report, 1(92-C019-4-5509-2)",
  year        = 1992,
  month       = oct
}

@InProceedings{bahar_iccad95,
  author      = "Iris Bahar and Fabio Somenzi",
  title       = "Boolean Techniques for Low Power Driven Re-Synthesis",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 1995,
  month       = nov
}

@Article{tiwari_tcad97,
  author  = "Vivek Tiwari, Sharad Malik, Pranav Ashar",
  title   = "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1997
}

@InProceedings{tellez_iccad95,
  author      = "Farrahi Gustavo E. Tellez and Amir Farrahi and Majid Sarrafzadeh",
  title       = "Activity-Driven Clock Design for Low Power Circuits",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 1995,
  pages       = "62--65"
}

@InProceedings{chen_iccd97,
  author      = "Chih-Tung Chen and Kayhan Kucukcakar",
  title       = "An Architectural Power Optimization case Study using High-level Synthesis",
  booktitle   = "International Conference on Computer Design (ICCD)",
  year        = 1997,
  month       = oct
}


@Article{tiwari_jvlsisp96,
  author  = "Vivek Tiwari and Sharad Malik and Andrew Wolfe",
  title   = "Instruction Level Power Analysis and Optimization of Software",
  journal = "Journal of VLSI Signal Processing Systems",
  year    = 1996,
  volume  = 13,
  number  = 2,
  month   = aug
}


@Article{tiwari_vlsid98,
  author  = "Vivek Tiwari and Mike Tien-Chien Lee",
  title   = "Power Analysis of a 32-bit Embedded Microcontroller",
  journal = "VLSI Design Journal",
  volume  = 7,
  number  = 3,
  year    = 1998
}

@Article{tiwari_tvlsi98,
  author  = "Vivek Tiwari and Sharad Malik and Mike Tien-Chien Lee and Masahiro Fujita",
  title   = "Power Analysis and Minimization Techniques for Embedded DSP software",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1997,
  month   = mar
}

@InProceedings{russell_iccd98,
  author      = "Jeffry T. Russell and Margarida F. Jacome",
  title       = "Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors",
  booktitle   = "International Conference on Computer Design (ICCD)",
  year        = 1998
}

@Article{benini_daes02,
  author  = "Luca Benini and Davide Bruni and Mauro Chinosi and Cristina Silvano and Vittorio Zaccaria and Roberto Zafalon",
  title   = "A Framework for Modeling and Estimating the Energy Dissipation of {VLIW}-Based Embedded Systems",
  journal = "Design Automation for Embedded Systems",
  year    = 2002,
  volume  = 7,
  number  = 3,
  pages   = "183-203",
  month   = oct
}

@Book{weste_book98,
  author    = "Neil H. West and Kamran Eshraghian",
  title     = "Principles of {CMOS} {VLSI} Design",
  publisher = "Addison Wesley",
  year      = 1998
}

@InProceedings{benini_gls_vlsi97,
  author    = "Luca Benini and Giovanni De Micheli and Enrico Macii and Donatella Sciuto and Cristina Silvano",
  title     = "Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems",
  booktitle = "Great Lakes Symposium VLSI",
  pages     = "77--82",
  year      = 1997,
  address   = "Urbana, IL",
  month     = mar
}

@InProceedings{henkel_vlsisoc01,
  author    = "J{\"o}rg Henkel and Haris Lekatsas and Venkata Jakkula",
  title     = "Encoding Schemes for Address Busses in Energy Efficient {SOC} Design",
  booktitle = "{VLSI-SOC 2001} 11th International Conference of Very Large Scale Integration",
  year      = 2001,
  address   = "Montpellier, France",
  month     = dec
}

@InProceedings{lieverse_sps99,
  author    = "Paul Lieverse and Pieter Van Der Wolf and Ed Deprettere and Kees Vissers",
  title     = "A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems",
  booktitle = "{IEEE} Workshop on Signal Processing Systems",
  year      = 1999,
  month     = oct
}

@InProceedings{kirovski_cad97,
  author    = "Darko Kirovski and Chunho Lee and Miodrag Potkonjak and William Mangione-Smith",
  title     = "Application-Driven Synthesis of Core-Based Systems",
  booktitle = "International Conference on Computer Aided Design",
  year      = 1997
}

@Article{nemani_tcad97,
  author  = "Mahadevamurty Nemani and Farid N. Najm",
  title   = "High-Level Area and Power Estimation for {VLSI} Circuits",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1997,
  volume  = 18,
  number  = 6,
  pages   = "697--713",
  month   = jun
}

@InProceedings{buyuksahin_islped00,
  author    = "Kavel M. Buyuksahin and Farid N. Najm",
  title     = "High-level Power Estimation with Interconnect Effects",
  booktitle = "International Symposium on Low Power Electronics and Design (ISLPED)",
  pages     = "197--202",
  year      = 2000,
  month     = jul
}

@Article{srinivasan_tvlsi98,
  author  = "Arvind Srinivasan and Gary D. Huber and David P. LaPotin",
  title   = "Accurate Area and Delay Estimation from {RTL} Descriptions",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  pages   = "168--172",
  year    = 1998,
  volume  = 6,
  number  = 1
}

@Article{kurdahi_tis93,
  author  = "Fadi J. Kurdahi and Daniel D. Gajski and Champaka Ramachandran and Viraphol Chaiyakul",
  title   = "Linking Register-Transfer and Physical Levels of Design",
  journal = "{IEICE} Transcations on Information and Systems",
  year    = 1993,
  volume  = 76,
  number  = 9,
  pages   = "991-1002"
}

@InProceedings{wu_iccad91,
  author      = "Allen C.-H. Wu and Viraphol Chaiyakul and Daniel Gajski",
  title       = "Layout-Area Models for High-Level Synthesis",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 1991,
  pages       = "34--37"
}

@InProceedings{buyuksahin_islped02,
  author    = "Kavel M. Buyuksahin and Farid N. Najm",
  title     = "High-Level Area Estimation",
  booktitle = "{IEEE} International Symposium on Low Power Electronics and Design",
  pages     = "271--274",
  year      = 2002,
  month     = aug
}

@TechReport{smith_pixie91,
  author      = "M. D. Smith",
  title       = "Tracing With Pixie",
  institution = "Technical Report CSL-TR-91-497, Stanford University, Computer Systems Laboratory",
  year        = 1991
}

@TechReport{tiwari_nec92,
  author      = "Vivek Tiwari and Pranav Ashar and Sharad Malik",
  title       = "Technology Mapping for Low Power",
  institution = "NEC CCRL Technical Report, 1(92-C019-4-5509-2)",
  year        = 1992,
  month       = oct
}

@InProceedings{bahar_iccad95,
  author      = "Iris Bahar and Fabio Somenzi",
  title       = "Boolean Techniques for Low Power Driven Re-Synthesis",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 1995,
  month       = nov
}

@Article{tiwari_tcad97,
  author  = "Vivek Tiwari, Sharad Malik, Pranav Ashar",
  title   = "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 1997
}

@InProceedings{tellez_iccad95,
  author      = "Farrahi Gustavo E. Tellez and Amir Farrahi and Majid Sarrafzadeh",
  title       = "Activity-Driven Clock Design for Low Power Circuits",
  booktitle   = "International Conference on Computer-Aided Design (ICCAD)",
  year        = 1995,
  pages       = "62--65"
}

@InProceedings{chen_iccd97,
  author      = "Chih-Tung Chen and Kayhan Kucukcakar",
  title       = "An Architectural Power Optimization case Study using High-level Synthesis",
  booktitle   = "International Conference on Computer Design (ICCD)",
  year        = 1997,
  month       = oct
}


@Article{tiwari_jvlsisp96,
  author  = "Vivek Tiwari and Sharad Malik and Andrew Wolfe",
  title   = "Instruction Level Power Analysis and Optimization of Software",
  journal = "Journal of VLSI Signal Processing Systems",
  year    = 1996,
  volume  = 13,
  number  = 2,
  month   = aug
}


@Article{tiwari_vlsid98,
  author  = "Vivek Tiwari and Mike Tien-Chien Lee",
  title   = "Power Analysis of a 32-bit Embedded Microcontroller",
  journal = "VLSI Design Journal",
  volume  = 7,
  number  = 3,
  year    = 1998
}

@Article{tiwari_tvlsi98,
  author  = "Vivek Tiwari and Sharad Malik and Mike Tien-Chien Lee and Masahiro Fujita",
  title   = "Power Analysis and Minimization Techniques for Embedded DSP software",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 1997,
  month   = mar
}

@InProceedings{russell_iccd98,
  author      = "Jeffry T. Russell and Margarida F. Jacome",
  title       = "Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors",
  booktitle   = "International Conference on Computer Design (ICCD)",
  year        = 1998
}

@Article{catania_ieeemicro97,
  author  = "Vincenzo Catania and Michele Malgeri and Marco Russo",
  title   = "Applying Fuzzy Logic to Codesign Partitioning",
  journal = "{IEEE MICRO}",
  year    = 1997,
  volume  = 17,
  number  = 3,
  pages   = "62--70"
}

@Article{valenzuela_tec02,
  author  = "Christine L. Valenzuela and Pearl Y. Wang",
  title   = "{VLSI} Placement and Area Optimization Using a Genetic Algorithm to Breed Normalized Postfix Expressions",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 2002,
  volume  = 6,
  number  = 4,
  pages   = "390--401"
}

@Article{lienig_tec97,
  author  = "Jens Lienig",
  title   = "A Parallel Genetic Algorithm for Performance-Driven {VLSI} Routing",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 1997,
  volume  = 1,
  number  = 1,
  pages   = "29--39"
}

@Article{bright_tec01,
  author  = "Marc S. Bright and Tughrul Arslan",
  title   = "Synthesis of Low-Power {DSP} Systems Using a Genetic Algorithm",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 2001,
  volume  = 5,
  number  = 1,
  pages   = "27--40"
}

@Article{pedram_tdaes96,
  author  = "Massoud Pedram",
  title   = "Power Minimization in {IC} Design: Principles and Applications",
  journal = "{ACM} Transactions on Design Automation of Electronic Systems",
  year    = 1996,
  volume  = 1,
  number  = 1,
  pages   = "3--56",
  month   = jan
}

@Article{burger_ieeec97,
  author  = "Doug Burger and James R. Goodman",
  title   = "Billion-transistor Architectures",
  journal = "IEEE Computer",
  year    = 1997,
  volume  = 30,
  number  = 9,
  pages   = "46--48",
  month   = sep
}

@Article{blickle_daem98,
  author  = "Tobias Blickle and J{\"u}rgen Teich and Lothar Thiele",
  title   = "System-Level Synthesis Using Evolutionary Algorithms",
  journal = "Design Automation for Embedded Systems",
  volume  = 3,
  number  = 1,
  pages   = "23--58",
  month   = jan,
  year    = 1998
}

@InProceedings{burd_isscc00,
  author    = "Thomas D. Burd and Trevor Pering and Anthony Stratakos and Robert W. Brodersen",
  title     = "A Dynamic Voltage Scaled Microprocessor System",
  booktitle = "International Solid-State Circuits Conference",
  year      = 2000,
  month     = nov
}

@InProceedings{balasubramonian_ism00,
  author    = "Rajeev Balasubramonian and David Albonesi and Alper Buyuktosunoglu and Sandhya Dwarkadas",
  title     = "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures",
  booktitle = "International Symposium on Microarchitecture",
  year      = 2000,
  month     = dec
}

@InProceedings{lahti_99,
  author    = "J. Lahti",
  title     = "A Parameterized Reed-Solomon {CODEC} for {ASIC} Implementation of Forward Error Correction Functions",
  booktitle = "NORCHIP Conference",
  year      = 1999,
  month     = nov
}

@INBOOK{hennessy_patterson_mh,
  author    = "John L. Hennessy and David A. Patterson",
  title     = "Computer Architecture A Quantitative Approach",
  publisher = "Morgan Kaufmann",
  edition   = "Second",
  year      = 1996,
  chapter   = 5
}

@inproceedings{valenzuela_cec02,
   author    = "Christine Valenzuela",
   title     = "A Simple Evolutionary Algorithm for Multi-Objective Optimization ({SEAMO})",
   booktitle = "Proceedings of the 2002 Congress on Evolutionary Computation CEC2002",
   pages     = "717--722",
   year      = 2002
}

@Article{ortiz_computer99,
  author  = "Sixto Ortiz Jr",
  title   = "New Chips Move Networking onto Silicon",
  journal = "IEEE Computer",
  year    = 1999,
  volume  = 32,
  number  = 2,
  month   = feb
}

@InProceedings{meerbergen_tvlsi98,
  author    = "J. van Meerbergen and A. Timmer and J. Leijten and F. Harmsze and M. Strik",
  title     = "Experiences with System Level Design for Consumer {IC}s",
  booktitle = "IEEE Computer Society Workshop on VLSI'98",
  pages     = "17--22",
  year      = 98,
  month     = apr
}

@Misc{velocity_pi,
  title        = "Velocity product information",
  howpublished = "VLSI Technology, Inc., \url{http://www.vlsi.com/velocity}"
}

@TechReport{kathail_tr00,
  author      = "Vinod Kathail and Michael S. Schlansker and B. Ramakrishna Rau",
  title       = "{HPL-PD} Architecture Specification: Version 1.0",
  institution = "Compiler and Architecture Research HP Laboratories Palo Alto HPL-93-80",
  year        = 2000
}

@Misc{trimaran_hp,
  key          = "Trimaran",
  title        = "An Infrastructure for Research in Instruction-Level Parallelism",
  howpublished = "\url{http://www.trimaran.org/}"
}

@InProceedings{cai_micro99,
  author    = "George Cai and Chee How Lim",
  title     = "Architectural level power/performance optimization and dynamic power estimation",
  booktitle = "Cool Chips Tutorial colocated with MICRO32",
  year      = 1999,
  month     = nov,
  pages     = "90--113"
}

@InProceedings{liao_pact01,
  author    = "Weiping Liao and Lei He",
  title     = "Power Modeling and Reduction of {VLIW} Processors",
  booktitle = "International Conference on Parallel Architectures and Compilation Techniques",
  year      = 2001,
  month     = sep,
  pages     = "8.1--8.8"
}

@InProceedings{kamble_islped97,
  author    = "Milind B. Kamble and Kanad Ghose",
  title     = "Analytical Energy Dissipation Models For Low Power Caches",
  booktitle = "{IEEE} International Symposium on Low Power Electronics and Design",
  year      = 1997,
  month     = aug,
  pages     = "143--148"
}
                  
@InProceedings{ahmad_edpw02,
  author    = "Daniel Martin and Sagheer Ahmad and Kambiz Khalilian",
  title     = "Platform-based Design: Report from the Front",
  booktitle = "Ninth IEEE/DATC Electronic Design Processes Workshop",
  year      = 2002,
  month     = apr
}

@Article{keutzer_tcad00,
  author  = "Kurt Keutzer and Sharad Malik and Richard Newton and Jan M. Rabaey and Alberto Sangiovanni-Vincentelli",
  title   = "System-Level Design: Orthogonalization of Concerns and Platform-Based Design",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2000,
  volume  = 19,
  number  = 12,
  pages   = "1523--1543",
  month   = dec,
}

@InProceedings{coello_ec99,
  author    = "Carlos A. Coello Coello",
  title     = "An Updated Survey of Evolutionary Multiobjective Optimization Techniques: State of the Art and Future Trends",
  booktitle = "Special Session on Multiobjective Optimization at the Congress on Evolutionary Computation",
  pages     = "3--13",
  year      = 1999,
  volume    = 1,
  month     = jul
}

@Book{surviving_soc,
  author    = "Henry Chang and Larry Cooke and Merrill Hunt and Grant Martin and Andrew McNelly and Lee Todd",
  title     = "Surviving the {SOC} Revolution A Guide to Platform-Based Design",
  publisher = "Kluwer Academic Publishers",
  year      = 1999
}

@InProceedings{martin_edpw02a,
  author    = "Grant Martin and Jean-Yves Brunel",
  title     = "Platform-based Co-Design and Co-Development: Experience, Methodology and Trends",
  booktitle = "Ninth IEEE/DATC Electronic Design Processes Workshop",
  address   = "Monterey Beach Hotel, Monterey, California",
  year      = 2002,
  month     = apr
}

@InProceedings{martin_edpw02b,
  author    = "Grant Martin",
  title     = "The Future of High-Level Modelling and System Level Design: Some Possible Methodology Scenarios",
  booktitle = "Ninth IEEE/DATC Electronic Design Processes Workshop",
  year      = 2002,
  month     = apr
}

@InProceedings{xu_edpw02,
  author    = "Jiang Xu and Wayne Wolf",
  title     = "Platform-Based Design and the First Generation Dilemma",
  booktitle = "Ninth IEEE/DATC Electronic Design Processes Workshop",
  address   = "Monterey Beach Hotel, Monterey, California",
  year      = 2002,
  month     = apr
}

@Article{vahid_ieee_comp03,
  author  = "Frank Vahid",
  title   = "Making the best of those extra transistors",
  journal = "{IEEE} Design \& Test of Computers",
  year    = 2003,
  volume  = 20,
  number  = 1,
  pages   = "96"
}

@Article{austin_computer02,
  author  = "Todd Austin and Eric Larson and Dan Ernst",
  title   = "{SimpleScalar}: An Infrastructure for Computer System Modeling",
  journal = "{IEEE} Computer",
  year    = 2002,
  volume  = 35,
  number  = 2,
  pages   = "59--67",
  month   = feb
}

@InProceedings{ye_dac00,
  author    = "W. Ye and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin",
  title     = "The Design and Use of {SimplePower}: A Cycle-Accurate Energy Estimation Tool",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "340--345",
  year      = 2000
}

@Article{hill_can93,
  author  = "Mark D. Hill and James R. Larus and Alvin R. Lebeck and Madhusudhan Talluri and David A. Wood",
  title   = "Wisconsin Architectural Research Tool Set",
  journal = "Computer Architecture News",
  year    = 1993,
  volume  = 21,
  number  = 4,
  month   = sep,
  pages   = "8--10"
}

@Article{magnus_computer02,
  author  = "Peter S. Magnusson and Magnus Christensson and Jesper Eskilson and Daniel Forsgren and Gustav Hållberg and Johan Högberg and Fredrik Larsson and Andreas Moestedt and Bengt Werner",
  title   = "Simics: A Full System Simulation Platform",
  journal = "{IEEE} Computer",
  year    = 2002,
  pages   = "50--58",
  month   = feb
}

@Article{rosenblum_tomacs97,
  author  = "Mendel Rosenblum and Edouard Bugnion and Scott Devine and Steve Herrod",
  title   = "Using the SimOS Machine Simulator to Study Complex Computer Systems",
  journal = "ACM TOMACS Special Issue on Computer Simulation",
  year    = 1997
}

@TechReport{ml-rsim,
  author      = "Lambert Schaelicke and Mike Parker",
  title       = "ML-RSIM Reference Manual",
  institution = "Department of Computer Science and Engineering, University of Notre Dame",
  year        = 2002
}

@Article{hughes_computer02,
  author  = "Christopher J. Hughes and Vijay S. Pai and Parthasarathy Ranganathan and Sarita V. Adve",
  title   = "Rsim: Simulating Shared-Memory Multiprocessors with ILP Processors",
  journal = "{IEEE} Computer",
  year    = 2002,
  volume  = 35,
  number  = 2,
  pages   = "40--49",
  month   = feb
}

@InProceedings{miyaoka_aspdac01,
  author    = "Yuichiro Miyaoka and Yoshiharu Kataoka and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki",
  title     = "Area/Delay Estimation for Digital Signal Processor Cores",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages     = "156--161",
  year      = 2001
}

@TechReport{cacti3,
  author      = "Premkishore Shivakumar and Norman P. Jouppi",
  title       = "{CACTI} 3.0: An Integrated Cache Timing, Power, and Area Model",
  institution = "COMPAQ Western Research Lab",
  year        = 1999,
  address     = "Palo Alto, California 94301 USA"
}

@article{ghiasi_lncs01,
  author  = "Soraya Ghiasi and Dirk Grunwald",
  title   = "A Comparison of Two Architectural Power Models",
  journal = "Lecture Notes in Computer Science",
  volume  = "2008",
  year    = "2001",
}

@InProceedings{liao_iccad02,
  author    = "Weiping Liao and Joseph Basile and Lei He",
  title     = "Leakage Power Modeling and Reduction with Data Retention",
  booktitle = "IEEE/ACM International Conference on Computer-Aided Design",
  year      = 2002,
  month     = nov
}

@Misc{epic_explorer_www,
  author       = "Davide Patti and Maurizio Palesi",
  title        = "{EPIC-Explorer}",
  howpublished = {\url{http://epic-explorer.sourceforge.net/}},
  month        = jul,
  year         = 2003
}

@InProceedings{dambrosio_codes94,
  author    = "J. G. D'Ambrosio and X. Hu",
  title     = "Configuration-level hardware/software partition for real time embedded systems",
  booktitle = "CODES/CASHE'94, Third International Workshop on Hardware/Software Codesign",
  pages     = "34--41",
  year      = 1994,
  address   = "Grenoble, France"
}

@InProceedings{palpatti_estimedia03,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Davide Patti",
  title     = "{EPIC-Explorer}: A Parameterized {VLIW}-based Platform Framework for Design Space Exploration",
  booktitle = "First Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia)",
  year      = 2003,
  month     = oct # " 3--4",
  address   = "Newport Beach, California, USA",
  pages     = "65--72"
}

@PhdThesis{kienhuis_phd,
  author = "Bart Kienhuis",
  title  = "Design Space Exploration of Stream-based Dataflow Architectures",
  school = "Technical University of Delft",
  year   = 1999,
  key    = "ISBN 90-5326-029-3",
  month  = jan # " 29"
}

@InProceedings{palesi_socdm02,
  key       = "SOCDM02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms",
  booktitle = "SOC Design Methodologies",
  year      = 2002,
  editor    = "Kluwer Academic Pulishers"
}


@InProceedings{palesi_vlsisoc01,
  key       = "VLSISOC02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "A Novel Approach to Design Space Exploration of Parameterized SOCs",
  booktitle = "IFIP International Conference on Very Large Scale Integration, The Global System on Chip Design \& CAD Conference, 11th edition",
  pages     = "449--454",
  year      = 2001,
  address   = "Montpellier, France",
  month     = dec # " 2--5"
}

@InProceedings{palesi_aspdac02,
  key       = "ASPDAC02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "A Framework for Design Space Exploration of Parameterized {VLSI} Systems",
  booktitle = "7th Asia and South Pacific Design Automation Conference \& 15th International Conference on  {VLSI} Design",
  year      = 2002,
  address   = "Bangalore, India",
  month     = jan # " 7--11"
}

@InProceedings{palesi_iwsoc02,
  key       = "IWSOC02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "Tuning Methodologies for Parameterized Systems Design",
  booktitle = "International Workshop on System-on-Chip for Real-Time Applications",
  year      = 2002,
  address   = "Banff, Canada",
  month     = jul # " 6--7"
}

@InProceedings{palesi_iscas02,
  key       = "ISCAS02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "Design Space Exploration Methodologies for IP-Based System-on-a-chip",
  booktitle = "{IEEE} International Symposium on Circuits and Systems",
  year      = 2002,
  address   = "Scottsdale, Arizona",
  month     = may # " 26--29"
}

@InProceedings{palesi_codes02,
  key       = "CODES02",
  author    = "Maurizio Palesi and Tony Givargis",
  title     = "Multi-Objective Design Space Exploration Using Genetic Algorithms",
  booktitle = "Tenth International Symposium on Hardware/Software Codesign",
  year      = 2002,
  address   = "Stanley Hotel, Estes Park, Colorado, USA",
  month     = may # " 6--8"
}

@InProceedings{palesi_socrts02,
  key       = "SOCRTS02",
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "Tuning Methodologies for Parameterized Systems Design",
  booktitle = "System on Chip for Realtime Systems",
  editor    = "Kluwer Academic Publisher",
  year      = 2002
}

@InProceedings{palesi_palesi_patmos03,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems",
  booktitle = "13th International Workshop on Power and Timing Modeling, Optimization and Simulation",
  year      = 2003,
  month     = sep # " 10--12",
  address   = "Torino, Italy"
}

@InProceedings{palesi_isict03,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Antonio Parlato",
  title     = "An Evolutionary Approach for Reducing the Energy in Address Buses",
  booktitle = "International Symposium on Information and Communication Technologies",
  year      = 2003,
  month     = sep # " 24--26"
}

@InProceedings{palesi_vlsi-soc03,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Antonio Parlato",
  title     = "A Genetic Approach To Bus Encoding",
  booktitle = "{IFIP} International Conference on Very Large Scale Integration",
  year      = 2003,
  month     = dec # " 1--3"
}

@InProceedings{palesi_cec03,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Antonio Parlato",
  title     = "An Evolutionary Approach for Reducing the Switching Activity in Address Buses",
  booktitle = "Congress on Evolutionary Computation",
  year      = 2003,
  month     = dec # "8--12",
  address   = "Canberra, Australia"
}

@Article{givargis_tvlsi02,
  author  = "Tony Givargis and Frank Vahid and J{\"o}rg Henkel",
  title   = "System-Level Exploration for {P}areto-Optimal Configurations in Parameterized {S}ystem-on-a-{C}hip",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 2002,
  volume  = 10,
  number  = 2,
  month   = aug,
  pages   = "416--422"
}

@InProceedings{lee_micro97,
  author    = "Chunho Lee and Miodrag Potkonjak and William H. Mangione-Smith",
  title     = "{MediaBench}: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems",
  booktitle = "International Symposium on Microarchitecture",
  year      = 1997,
  month     = dec
}

@Article{benini_tecs03,
  author  = "Luca Benini and Alberto Macii and Massimo Poncino",
  title   = "Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques",
  journal = "{ACM} Transactions on Embedded Computing Systems",
  year    = 2003,
  volume  = 2,
  number  = 1,
  month   = feb
}

@InProceedings{keutzer_iccd02,
  author    = "Kurt Keutzer and Sharad Malik and A. Richard Newton",
  title     = "From {ASIC} to {ASIP}: The Next Design Discontinuity",
  booktitle = "{IEEE} International Conference on Computer Design: {VLSI} in Computers and Processors",
  pages     = "16--18",
  year      = 2002,
  month     = sep
}

@Misc{wsts,
  key          = "WSTS",
  title        = "World Semiconductor Trade Statistics Bluebook",
  howpublished = {\url{http://www.wsts.org/}},
  year         = 2006
}

@InProceedings{talla_iccd00,
  author    = "Deependra Talla and Lizy K. John and Viktor Lapinskii and Brian L. Evans",
  title     = "Evaluating signal processing and multimedia applications on {SIMD}, {VLIW} and superscalar architectures",
  booktitle = "International Conference on Computer Design",
  pages     = "163--172",
  year      = 2000,
  month     = sep # " 17--20"
}

@InProceedings{mizuno_iccd02,
  author    = "Atsushi Mizuno and Kazuyoshi Kohno and Ryuichiro Ohyama and Takahiro Tokuyoshi and Hironori Uetani and Hans Eichel and Takashi Miyamori and Nobu Matsumoto and Masataka Matsui",
  title     = "Design methodology and system for a configurable media embedded processor extensible to {VLIW} architecture",
  booktitle = "{IEEE} International Conference on Computer Design: {VLSI} in Computers and Processors",
  pages     = "2--7",
  year      = 2002,
  month     = sep # " 16--18"
}

@Article{das_so97,
  author  = "Indraneel Das and John Dennis",
  title   = "A Closer Look at Drawbacks of Minimizing Weighted Sums of Objectives for Pareto Set Generation in Multicriteria Optimization Problems",
  journal = "Structural Optimization",
  year    = 1997,
  volume  = 14,
  number  = 1,
  pages   = "63--69"
}


@Article{zitzler_tec03,
  author  = "Eckart Zitzler and Lothar Thiele and Marco Laumanns and Carlos M. Fonseca and Viviane Grunert da Fonseca",
  title   = "Performance Assessment of Multiobjective Optimizers: An Analysis and Review",
  journal = "IEEE Transactions on Evolutionary Computation",
  year    = 2003,
  volume  = 7, 
  number  = 2,
  pages   = "117--132",
  month   = apr
}

@InProceedings{schnier_nasadod01,
  author    = "Thorsten Schnier and Xin Yao and Pin Liu",
  title     = "Digital Filter Design Using Multiple Pareto Fronts",
  booktitle = "The Third NASA/DoD Workshop on Evolvable Hardware",
  pages     = "136--145",
  year      = 2001,
  address   = "Long Beach, Cailfornia",
  month     = jul # " 12--14",
  publisher = "IEEE Computer Society"
}

@phdthesis{vanveldhuizen_phd99,
  author  = "David A. Van Veldhuizen",
  title   = "Multiobjective Evolutionary Algorithms: Classifications, Analyses, and New Innovations",
  school  = "Graduate School of Engineering of the Air Force Institute of Technology, Air University",
  year    = "1999",
  month   = jun,
  address = "Wright-Patterson AFB, Ohio"
}

@article{srinivas_ec94,
 author  = "N. Srinivas and Kalyanmoy Deb",
 title   = "Multiobjective Optimization Using Nondominated Sorting in Genetic Algorithms",
 journal = "Evolutionary Computation",
 volume  = "2",
 number  = "3",
 pages   = "221--248",
 year    = "1994"
}

@InProceedings{zitzler_ppsn98,
  author    = "Eckart Zitzler and Lothar Thiele",
  title     = "Multiobjective Optimization Using Evolutionary Algorithms --- {A} Comparative Case Study",
  booktitle = "Fifth International Conference on Parallel Problem SOlving from Nature",
  pages     = "292--301",
  year      = 1998,
  address   = "Berlin, Germany",
  publisher = "Springer"
}

@Book{montgomery_doe,
  author    = "Douglas C. Montgomery",
  title     = "Design and Analysis of Experiments",
  publisher = "Wiley Text Books",
  year      = 2000,
  edition   = "5th"
}

@inproceedings{glass_isca98,
    author    = "Christopher J. Glass and Lionel M. Ni",
    title     = "The Turn Model for Adaptive Routing",
    booktitle = "25 Years {ISCA}: Retrospectives and Reprints",
    pages     = "441--450",
    year      = "1998"
}

@Book{garey_book,
  author    = "Michael R. Garey and David S. Johnson",
  title     = "Computers and Intractability: A Guide to the Theory of {NP}-Completeness",
  publisher = "W H Freeman \& Co",
  year      = 1979
}

@Misc{mentor_catalog,
  author       = "{Mentor Graphics}",
  title        = "Inventra Intellectual Property Cores",
  howpublished = {\url{http://www.mentor.com/inventra/cores/}}
}

@Misc{mpeg2_std,
  author       = "{ISO/IEC DIS 13818-2}",
  title        = "{MPEG-2} video",
  howpublished = "{ISO} standard",
  year         = 1994
}

@InProceedings{hu_aspdac03,
  author    = "Jingcao Hu and Radu Marculescu",
  title     = "Energy-Aware Mapping for Tile-based {NoC} Architectures Under Performance Constraints",
  booktitle = "Asia \& South Pacific Design Automation Conference",
  year      = 2003,
  month     = jan,
  pages     = "233--239"
}

@InProceedings{murali_date04,
  author    = "Srinivasan Murali and Giovanni De Micheli",
  title     = "Bandwidth-Constrained Mapping of Cores onto {NoC} Architectures",
  booktitle = "Design, Automation, and Test in Europe",
  year      = 2004,
  month     = feb # " 16--20",
  publisher = "{IEEE} Computer Society",
  pages     = "896--901"
}

@InProceedings{lei_euromicro03,
  author    = "Tang Lei and Shashi Kumar",
  title     = "A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture",
  booktitle = "Euromicro Symposium on Digital Systems Design",
  year      = 2003,
  month     = sep # " 1--6"
}

@InProceedings{pestana_date04,
  author    = "Santiago Gonzalez Pestana and Edwin Rijpkema and Andrei R\u{a}dulescu and Kees Goossens and Om Prakash Gangwal",
  title     = "Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach",
  booktitle = "Design, Automation, and Test in Europe",
  year      = 2004,
  month     = feb # " 16--20",
  publisher = "{IEEE} Computer Society",
  pages     = "896--901"
}

@InProceedings{sylvester_iccad98,
  author    = "Dennis Sylvester and Kurt Keutzer",
  title     = "Getting to the bottom of deep submicron",
  booktitle = "{IEEE/ACM} International Conference on Computer-aided design",
  pages     = "203--211",
  year      = 1998,
  publisher = "{ACM} Press"
}

@InProceedings{hemani_dac99,
  author    = "A. Hemani and T. Meincke and S. Kumar and A. Postula and T. Olsson and P. Nilsson and J. Oberg and P. Ellervee and D. Lundqvist",
  title     = "Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style",
  booktitle = "{ACM IEEE} Design Automation Conference",
  pages     = "873--878",
  year      = 1999,
  publisher = "{ACM} Press"
}

@InProceedings{dally_dac01,
  author    = "William J. Dally and Brian Towles",
  title     = "Route Packets, Not Wires: On-Chip Interconnection Networks",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "684--689",
  year      = 2001,
  address   = "Las Vegas, Nevada, USA"
}

@InBook{noc_book,
  editor    = "Axel Jantsch and Hannu Tenhunen",
  title     = "Networks on Chip",
  chapter   = 1,
  publisher = "Kluwer Academic Publishers",
  year      = 2003
}

@InProceedings{banerjee_date04,
  author    = "Nilanjan Banerjee and Praveen Vellanki and Karam S. Chatha",
  title     = "A Power and Performance Model for Network-on-Chip Architectures",
  booktitle = "Design, Automation and Test in Europe",
  year      = 2004,
  month     = feb # " 16--20",
  pages     = "1250--1255"
}

@Misc{altera_ip,
  author       = "{Altera}",
  title        = "Altera Intellectual Property: {IP} MegaStore",
  howpublished = {\url{http://www.altera.com/products/ip/}}
}

@InProceedings{shiue_dac99,
  author    = "Wen-Tsong Shiue and Chaitali Chakrabarti",
  title     = "Memory exploration for low power, embedded systems",
  booktitle = "36th {ACM/IEEE} Conference on Design Automation Conference",
  pages     = "140--145",
  year      = 1999,
  address   = "New Orleans, Louisiana, United States"
}

@InProceedings{lekatsas_dac01,
  author    = "J{\"o}rg Henkel and Haris Lekatsas",
  title     = "$A^2BC$: Adaptive Address Bus Coding for Low Power Deep Sub­Micron Designs",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "744--749",
  year      = 2001,
  address   = "Las Vegas, Nevada, USA"
}

@InProceedings{wu_isss98,
  author    = "Zhao Wu and Wayne Wolf",
  title     = "Data-path synthesis of {VLIW} video signal processors",
  booktitle = "11th International Symposium on System Synthesis",
  pages     = "96--101",
  year      = 1998,
  address   = "Hsinchu, Taiwan, China"
}

@InProceedings{middha_isss02,
  author    = "Bhuvan Middha and Anup Gangwar and Anshul Kumar and M. Balakrishnan and Paolo Ienne",
  title     = "A Trimaran based framework for exploring the design space of {VLIW} {ASIPs} with coarse grain functional units",
  booktitle = "15th International Symposium on System Synthesis",
  pages     = " 2--7",
  year      = 2002,
  address   = " Kyoto, Japan"
}

@InProceedings{aditya_isss99,
  author    = "Shail Aditya and B. Ramakrishna Rau and Vinod Kathail",
  title     = "Automatic Architectural Synthesis of {VLIW} and {EPIC} Processors",
  booktitle = "International Symposium on System synthesis",
  pages     = "107--113",
  year      = 1999
}

@Book{coello_easmop,
  author    = "Carlos A. Coello Coello and David A. Van Veldhuizen and Gary B. Lamont",
  title     = "Evolutionary Algorithms for Solving Multi-Objective Problems",
  publisher = "Kluwer Academic Publishers",
  year      = 2002,
  volume    = 5
}

@Misc{vsi_ocb,
  author       = "{VSI Alliance}",
  title        = "On-Chip Bus Attributes Specification Version 1",
  howpublished = {\url{http://www.vsi.org/}},
  month        = sep,
  year         = 2001
}

@Misc{ibm_coreconnect,
  author       = "{IBM Corporation}",
  title        = "The {CoreConnect} Bus Architecture",
  howpublished = {\url{http://www.ibm.com/}}
}

@Misc{arm_amba,
  author       = "{ARM}",
  title        = "{AMBA} Specification",
  month        = may,
  year         = 1999,
  howpublished = {\url{http://www.arm.com/}}
}

@Misc{palmchip_coreframe,
  author       = "{Palmchip}",
  title        = "{SoC} Bus Architecutre",
  howpublished = {\url{http://www.palmchip.com/}}
}

@Misc{silicore_wishbone,
  author       = "{Silicore}",
  title        = "{WISHBONE} System-on-Chip ({SoC}) Interconnection Architecture for Portable {IP} Cores",
  month        = sep,
  year         = 2002,
  howpublished = {\url{http://www.silicore.net/}}
}

@Misc{silicon_backplane,
  author       = "{Sonics}",
  title        = "{SiliconBackplane III} {MicroNetwork} {IP}",
  howpublished = {\url{http://www.sonicsinc.com/}}
}

@Book{gajski_94,
  author    = "Daniel Gajski and Frank Vahid and Sanjiv Narayan and Jie Gong",
  title     = "Specification and Design of Embedded Systems",
  publisher = "Prentice Hall",
  year      = 1994
}

@InProceedings{rowson_dac97,
  author    = "James A. Rowson and Alberto Sangiovanni-Vincentelli",
  title     = "Interface-Based Design",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "178--183",
  year      = 1997,
  month     = jun
}

@Article{gasteier_tdaes,
  author  = "Michael Gasteier and Manfred Glesner",
  title   = "Bus-Based Communication Synthesis on System Level",
  journal = "{ACM} Transactions on Design Automation of Electronic Systems",
  year    = 1999,
  volume  = 4,
  number  = 1,
  pages   = "1--11",
  month   = jan
}

@Article{lahiri_tcad01,
  author  = "Kanishka Lahiri and Anand Raghunathan and Sujit Dey",
  title   = "System-Level Performance Analysis for Designing On-Chip Communication Architectures",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2001,
  volume  = 20,
  number  = 6,
  pages   = "768--783",
  month   = jun
}

@Article{sylvester_tcad00,
  author  = "Dennis Sylvester and Kurt Keutzer",
  title   = "A Global Wiring Paradigm for Deep Submicron Design",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2000,
  volume  = 19,
  number  = 2,
  pages   = "242--252",
  month   = feb
}

@Article{lahiri_tcad04,
  author  = "Kanishka Lahiri and Anand Raghunathan and Sujit Dey",
  title   = "Design Space Exploration for Optimizing On-Chip Communication Architectures",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2004,
  volume  = 23,
  number  = 6,
  pages   = "952--961",
  month   = jun
}

@InProceedings{kandemir_dac00,
  author    = "Mahmut T. Kandemir and Narayanan Vijaykrishnan and Mary Jane Irwin and W. Ye",
  title     = "Influence of compiler optimizations on system power",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "304--307",
  year      = 2000,
  address   = " Los Angeles, California, USA"
}

@InBook{kremer_lped04,
  author    = "Ulrich Kremer",
  title     = "Low Power/Energy Compiler Optimizations",
  chapter   = 35,
  publisher = "CRC Press",
  year      = 2004
}

@Book{wolfe_compiler,
  author    = "Michael Wolfe",
  title     = "High Performance Compilers for Parallel Computing",
  publisher = "Pearson Education POD",
  year      = 1995
}

@InProceedings{kandemir_colp00,
  author    = "M. Kandemir and N. Vijaykrishnan and MJ Irwin and W. Ye and I. Demirkiran",
  title     = "Register Relabeling: A Post Compilation Technique for Energy Reduction",
  booktitle = "Workshop on Compilers and Operating Systems for Low Power",
  year      = 2000,
  address   = "Philadelphia, Pennsylvania",
  month     = oct
}

@InProceedings{toburen_pdmw98,
  author    = "Mark Toburen and Thomas M. Conte and Matthew Reilly",
  title     = "Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors",
  booktitle = "Power Driven Microarchitecture Workshop",
  year      = 1998,
  address   = "Barcelona, Spain",
  month     = jun
}

@InProceedings{shin_wced00,
  author    = "Dongkun Shin and Jihong Kim",
  title     = "An Operation Rearrangement Technique for Low Power {VLIW} Instruction Fetch",
  booktitle = "Workshop on Complexity-Effective Design",
  year      = 2000
}

@InProceedings{madhavi_icca01,
  author    = "Madhavi Gopal Valluri and Lizy John",
  title     = "Is Compiling for Performance == Compiling for Power?",
  booktitle = "Annual Workshop on Interaction between Compilers and Computer Architectures",
  year      = 2001,
  address   = "Monterrey, Mexico",
  month     = jan
}

@InProceedings{mahlke_ism92,
  author    = "S. A. Mahlke and D. C. Lin and W. Y. Chen and R. E. Hank and R. A. Bringmann",
  title     = "Effective Compiler Support for Predicated Execution Using the Hyperblock",
  booktitle = "International Symposium on Microarchitecture",
  pages     = "45--54",
  year      = 1992,
  month     = dec
}

@Article{palesi_tec04,
  author  = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title   = "A {GA} Based Design Space Exploration Framework for Parameterized System-on-a-Chip Platforms",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 2004,
  volume  = 8,
  number  = 4,
  pages   = "329--346",
  month   = aug
}

@InProceedings{hu_dac04,
  author    = "Jingcao Hu and Radu Marculescu",
  title     = "{DyAD} - Smart Routing for Networks-on-Chip",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "260--263",
  year      = 2004,
  address   = "San Diego, CA, USA",
  month     = jun # " 7--11"
}

@Article{kim_etri03,
  author  = "Seong-Min Kim and Ju-Hyun Park and Seong-Mo Park and Bon-Tae Koo and Kyoung-Seon Shin and Ki-Bum Suh and Ig-Kyun Kim and Nak-Woong Eum and and Kyung-Soo Kim",
  title   = "Hardware-Software Implementation of {MPEG-4} Video Codec",
  journal = "{ETRI} Journal",
  year    = 2003,
  volume  = 25,
  number  = 6,
  pages   = "489--502",
  month   = dec
}

@Article{sikora_tcsvt97,
  author  = "Thomas Sikora",
  title   = "The {MPEG-4} Video Standard Verification Model",
  journal = "{IEEE} Transactions on Circuits and Systems for Video Technology",
  year    = 1997,
  volume  = 7,
  number  = 1,
  pages   = "19--31",
  month   = feb
}

@Misc{xvid,
  author = "Christoph Lampert and Michael Militzer and Peter Ross",
  title = "{XviD} {MPEG4} core library",
  howpublished = {\url{http://www.xvid.org/}}
}

@InProceedings{paul_codesisss04,
  author    = "JoAnn M. Paul and Donald E. Thomas and Alex Bobrek",
  title     = "Benchmark-based Design Strategies for Single Chip Heterogeneous Multiprocessors",
  booktitle = "Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis",
  pages     = "54--59",
  year      = 2004,
  address   = "Stockholm, Sweden",
  month     = sep # "8--10",
  publisher = "{ACM} Press"
}

@Misc{sia_itrs03,
  title        = "International Thechnology Roadmap for Semiconductors",
  howpublished = "Semiconductor Industry Association",
  key          = "sia03",
  year         = "2003"
}

@InProceedings{mamidipaka_lped01,
  author    = "Mahesh Mamidipaka and Dan Hirschberg and Nikil Dutt",
  title     = "Low power address encoding using self-organizing lists",
  booktitle = "International Symposium on Low Power Electronics and Design",
  pages     = "188--193",
  year      = 2001,
  address   = "Huntington Beach, California, United States",
  publisher = "{ACM} Press New York, {NY}, {USA}"
}

@InProceedings{zhang_lped02,
  author    = "Yan Zhang and John Lach and Kevin Skadron and Mircea R. Stan",
  title     = "Odd/even bus invert with two-phase transfer for buses with coupling",
  booktitle = "International Symposium on Low Power Electronics and Design",
  pages     = "80--83",
  year      = 2002,
  address   = "Monterey, California, {USA}",
  publisher = "{ACM} Press New York, {NY}, {USA}"
}

@InProceedings{aghaghiri_lped01,
  author    = "Yazdan Aghaghiri and Farzan Fallah and Massoud Pedram",
  title     = "Irredundant address bus encoding for low power",
  booktitle = "International Symposium on Low Power Electronics and Design",
  pages     = "182--187",
  year      = 2001,
  address   = "Huntington Beach, California, United States",
  publisher = "{ACM} Press New York, {NY}, {USA}"
}

@Article{lin_tvlsi02,
  author  = "Rung-Bin Lin and Chi-Ming Tsai",
  title   = "Theoretical analysis of bus-invert coding",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 2002,
  volume  = 10,
  number  = 6,
  month   = dec,
  pages   = "929--934"
}

@Article{shin_tvlsi01,
  author  = "Youngsoo Shin and Soo-Ik Chae and Kiyoung Choi",
  title   = "Partial bus-invert coding for power optimization of application-specific systems",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 2001,
  volume  = 9,
  number  = 2,
  month   = apr,
  pages   = "377--383"
}

@Article{flynn_micro04,
  author  = "Michael Flynn and Pradeep Dubey",
  title   = "Hot chips 15 -- scaling the silicon mountain",
  journal = "{IEEE} Micro",
  year    = 2004,
  volume  = 24,
  number  = 2,
  pages   = "7--9",
  month   = mar # "--" # apr
}

@Article{benini_computer02,
  author  = "Luca Benini and Giovanni De Micheli",
  title   = "Networks on chips: a new {SoC} paradigm",
  journal = "{IEEE} Computer",
  year    = 2002,
  volume  = 35,
  number  = 1,
  pages   = "70--78",
  month   = jan
}

@InProceedings{palesi_codes04,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title     = "Multi-objective Mapping for Mesh-based {NoC} Architectures",
  booktitle = "Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis",
  pages     = "182--187",
  year      = 2004,
  address   = "Stockholm, Sweden",
  month     = sep # " 8--10"
}

@InProceedings{hekstra_iccd99,
  author    = "Gerben Hekstra and David La Hei and Peter Bingley and Frans Sijstermans",
  title     = "{TriMedia} {CPU64} Design Space Exploration",
  booktitle = "International Conference on Computer Design",
  pages     = "599--606",
  year      = 1999,
  address   = "Austin Texas",
  month     = oct # " 10--13"
}

@InProceedings{marwedel_iwact01,
  author    = "Peter Marwedel and Stefan Steinke and Lars Wehmeyer",
  title     = "Compilation Techniques for Energy-, Code-Size-, and Run-Time-Efficient Embedded Software",
  booktitle = "International Workshop on Advanced Compiler Techniques for High Performance and Embedded Processors",
  year      = 2001,
  address   = "Bucharest"
}

@InProceedings{pokam_cpc04,
  author    = "Gilles Pokam and François Bodin",
  title     = "Understanding the Energy-Delay Tradeoff of {ILP}-based Compilation Techniques on a {VLIW} Architecture",
  booktitle = "11th Workshop on Compilers for Parallel Computers",
  year      = 2004,
  address   = "Chiemsee, Germany",
  month     = jul
}

@InProceedings{kim_iccd01,
  author    = "Hyun Suk Kim and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin",
  title     = "A framework for energy estimation of {VLIW} architecture",
  booktitle = "International Conference on Computer Design",
  pages     = "40--45",
  year      = 2001,
  month     = sep # " 23--26",
  address   = "Austin, TX, USA"
}

@Article{kathail_comp02,
  author  = "Vinod Kathail and Shail Aditya and Robert Schreiber and B. Ramakrishna Rau and  Darren C. Cronquist and Mukund Sivaraman",
  title   = "{PICO}: Automatically Designing Custom Computers",
  journal = "{IEEE} Computer",
  year    = 2002,
  volume  = 35,
  number  = 9,
  pages   = "39--47",
  month   = sep
}

@InProceedings{colwell_icas87,
  author    = "Robert P. Colwell and Robert P. Nix and  John J. O'Donnell and  David P. Papworth and Paul K. Rodman",
  title     = "A {VLIW} architecture for a trace scheduling compiler",
  booktitle = "Second International Conference on Architectural Support for Programming Languages and Operating Systems",
  pages     = "180--192",
  year      = 1987,
  volume    = 15,
  number    = 5,
  month     = oct
}

@Article{rau_comp89,
  author  = "B. Ramakrishna Rau and David W. L. Yen and Wei Yen and Ross A. Towle",
  title   = "The {Cydra 5} departmental supercomputer: Design philosophies, decisions, and tradeoffs",
  journal = "IEEE Computer",
  year    = 1989,
  month   = jan,
  pages   = "12--35"
}

@PhdThesis{ellis_phd,
  author = "John R. Ellis",
  title  = "Bulldog: A Compiler for {VLIW} Architectures",
  year   = 1985
}

@InProceedings{mahlke_js93,
   author    = "W. W. Hwu and Mahlke and S. A. and W. Y. Chen and P. P. Chang and N. J. Warter and R. A. Bringmann and R. G Ouellette and R. E. Hank and T. Kiyohara and G. E. Haab and J. G. Holm and and D. M. Lavery",
   title     = "The superblock: An effective technique for {VLIW} and superscalar compilation,. J. Supercomputing",
   booktitle = "J. Supercomputing",
   year      = "1993"
}

@InProceedings{warter_icpp91,
  author    = "Nancy J. Warter and William Y. Chen and Pohua P. Chang and Wen-mei W. Hwu",
  title     = "The Effect of Compiler Optimizations On Available Parallelism",
  booktitle = "20th Annual International Conference on Parallel Processing",
  pages     = "142--145",
  year      = 1991,
  address   = "St. Charles, IL",
  month     = aug # " 12--16"
}

@inproceedings{wu_spaa98,
  author    = "Zhao Wu and Wayne Wolf",
  title     = "Trace-driven studies of {VLIW} video signal processors",
  booktitle = "10th Annual ACM symposium on Parallel algorithms and architectures",
  year      = 1998,
  pages     = "289--297",
  address   = "Puerto Vallarta, Mexico",
  publisher = "ACM Press"
}

@inproceedings{mulder_micro22,
  author    = "H. Mulder and R. J. Portier",
  title     = "Cost-effective design of application specific {VLIW} processors using the {SCARCE} framework",
  booktitle = "22nd Annual Workshop on Microprogramming and microarchitecture",
  year      = 1989,
  pages     = "35--42",
  address   = "Dublin, Ireland",
  publisher = "ACM Press"
}

@inproceedings{mishra_isss01,
  author    = "Prabhat Mishra and Nikil Dutt and Alex Nicolau",
  title     = "Functional abstraction driven design space exploration of heterogeneous programmable architectures",
  booktitle = "14th International Symposium on Systems synthesis",
  year      = 2001,
  pages     = "256--261",
  address   = "Montreal, Canada",
  publisher = "ACM Press"
}

@TechReport{fisher_micro96,
  author      = "Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli",
  title       = "Custom-Fit Processors: Letting Applications Define Architectures",
  institution = "HP Laboratories",
  year        = 1996,
  number      = "HPL-96-144",
  month       = oct
}

@article{capitanio_gigmicro92,
  author    = "Andrea Capitanio and Nikil Dutt and Alexandru Nicolau",
  title     = "Partitioned register files for {VLIWs}: a preliminary analysis of tradeoffs",
  journal   = "SIGMICRO Newsletter",
  volume    = 23,
  number    = "1-2",
  year      = 1992,
  pages     = "292--300",
  publisher = "ACM Press"
}

@Article{lapinskii_tcad02,
  author  = "V.~Lapinskii and M.~Jacome and G.~De~Veciana",
  title   = "Application-specific clustered {VLIW} datapaths: early exploration on a parameterized design space",
  journal = "{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  year    = 2002,
  volume  = 21,
  number  = 8,
  pages   = "889-903",
  month   = aug
}

@InBook{liao_book03,
  author    = "Weiping Liao and Lei He",
  title     = "Power modeling and reduction of {VLIW} processors",
  publisher = "Kluwer Academic Publishers",
  year      = 2003,
  pages     = "155--171"
}

@inproceedings{sami_iccad00, 
 author    = "Mariagiovanna Sami and Donatella Sciuto and Cristina Silvano and Vittorio Zaccaria",
 title     = "Power exploration for embedded {VLIW} architectures",
 booktitle = "IEEE/ACM International Conference on Computer Aided Design",
 year      = 2000,
 pages     = "498--503",
 address   = "San Jose, California",
 publisher = "IEEE Press"
}

@Article{ferris_ams46,
  author  = "C.~L.~Ferris and F.~E.~Grubbs and C.~L.~Weaver",
  title   = "Operating Characteristics for the Common Statistical Test of Significance",
  journal = "Annals of Mathematical Statistics",
  year    = 1946,
  month   = jun
}

@InProceedings{masselos_volta99,
  author    = "K.~Masselos and F.~Catthoor and C.~E.~Goutis and H~DeMan",
  title     = "Low Power Mapping of Video Processing Applications on {VLIW} Multimedia Processors",
  booktitle = "{IEEE} Alessandro Volta Memorial International Workshop on Low Power Design",
  year      = 1999,
  address   = "Como, Italy",
  month     = mar
}

@article{chiu_tpds00,
  author    = "Ge-Ming Chiu",
  title     = "The Odd-Even Turn Model for Adaptive Routing",
  journal   = "IEEE Transactions on Parallel Distributed Systems",
  volume    = 11,
  number    = 7,
  year      = 2000,
  pages     = "729--738"
}

@TechReport{hmdes,
  author      = "Vinod Kathail and Michael S. Schlansker and B. Ramakrishna Rau",
  title       = "{HPL-PD} Architecture Specification: Version 1.1",
  institution = "HP Laboratories",
  year        = 2000,
  month       = feb
}

@MastersThesis{gyllenhaal_msthesis,
  author = "John Gyllenhaal",
  title  = "A Machine Description Language for Compilation",
  school = "Department of Electrical and Computer Engineering, University of Illinois, Urbana IL",
  year   = 1994,
  month  = sep
}

@Book{comp_intractability,
  author    = "Michael R. Garey and David S. Johnson",
  title     = "Computers and intractability: a guide to the theory of {NP}-completeness",
  publisher = "Freeman and Company",
  year      = 1979
}

@InProceedings{dumitras_date03,
  author    = "Tudor Dumitras and Radu Marculescu",
  title     = "On-Chip Stochastic Communication",
  booktitle = "Design, Automation and Test in Europe Conference",
  pages     = "790--795",
  year      = 2003,
  address   = "Munich, Germany",
  month     = mar
}

@Article{mohapatra_csur98,
  author  = "Prasant Mohapatra",
  title   = "Wormhole routing techniques for directly connected multicomputer systems",
  journal = "{ACM} Computing Surveys",
  year    = 1998,
  volume  = 30,
  number  = 8,
  pages   = "374--410",
  month   = sep
}

@Article{glass_jacm94,
  author  = "Christopher J. Glass and Lionel M. Ni",
  title   = "The Turn Model for Adaptive Routing",
  journal = "Journal of the Association for Computing Machinery",
  year    = 1994,
  volume  = 41,
  number  = 5,
  pages   = "874--902",
  month   = sep
}

@Article{ni_comp93,
  author  = "Lionel M. Ni and Philip K. McKinley",
  title   = "A Survey of Wormhole Routing Techniques in Direct Networks",
  journal = "{IEEE} Computer",
  year    = 1993,
  volume  = 26,
  pages   = "62--76",
  month   = feb
}

@InProceedings{pande_wsoc03,
  author    = "Partha Pratim Pande and Cristian Grecu and Ivanov Ivanov",
  title     = "High-Throughput Switch-Based Interconnect for Future {SoCs}",
  booktitle = "{IEEE} International Workshop on System-on-Chip for Real-Time Applications",
  pages     = "304--310",
  year      = 2003
}

@Article{colwell_tc88,
  author  = "Robert P. Colwell and Robert P. Nix and John J. O'Donnell and David B. Papworth and Paul K. Rodman",
  title   = "A VLIW Architecture for Trace Scheduling Compiler",
  journal = "{IEEE} Transactions on Computers",
  year    = 1988,
  volume  = 37,
  number  = 8,
  pages   = "967--979",
  month   = aug
}

@Article{rau_ieeec89,
  author  = "B. Ramakrishna Rau and David W. L. Yen and Wei Yen and Ross A. Towie",
  title   = "The {Cydra 5} Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs",
  journal = "{IEEE} Computer",
  year    = 1989,
  volume  = 22,
  pages   = "12--35",
  month   = jan
}

@InProceedings{fisher_isca83,
  author    = "Joseph A. Fisher",
  title     = "Very long instruction word architectures and the {ELI512}",
  booktitle = "Tenth Annual International Symposium on Computer Architecture",
  pages     = "140--150",
  year      = 1983,
  month     = jun
}

@InProceedings{trimedia64,
  author    = "Jos T. J. van Eijndhoven and Kees A. Vissers and Evert-Jan D. Pol and P. Struik and R. H. J. Bloks and Pieter van der Wolf and Harald P. E. Vranken and Frans Sijstermans and M. J. A. Tromp and Andy D. Pimentel",
  title     = "{TriMedia} {CPU64} Architecture",
  booktitle = "International Conference on Computer Design",
  year      = 1999,
  address   = "Austin, TX",
  month     = oct # " 10--13",
  pages     = "586--592"
}

@InProceedings{stm_lx,
  author    = "Joseph A. Fisher and Paolo Faraboschi and Geoffrey Brown and Giuseppe Desoli and Fred Homewood",
  title     = "{LX}: a technology platform for customizable {VLIW} embedded processing",
  booktitle = "International Symposium on Computer Architecture",
  pages     = "203--213",
  year      = 2000,
  month     = jun
}

@Manual{tms320c6x,
  title        = "{TMS320C62xx} {CPU} and Instruction Set Reference Guide",
  organization = "Texas Instruments"
}

@InProceedings{kumar_vlsi02,
  author    = "Shashi Kumar and Axel Jantsch and Juha-Pekka Soininen and Martti Forsell and Mikael Millberg and Johny Oberg and Kari Tiensyrja and Ahmed Hemani",
  title     = "A Network on Chip Architecture and Design Methodology",
  booktitle = "{IEEE} Computer Society Annual Symposium on VLSI",
  pages     = 117,
  year      = 2002
}

@Article{hu_tcad05,
  author  = "Jingcao Hu and Radu Marculescu",
  title   = "Energy- and Performance-Aware Mapping for Regular {NoC} Architectures",
  journal = "{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  year    = 2005,
  volume  = 24,
  number  = 4,
  pages   = "551--562",
  month   = apr
}

@Article{bertozzi_noc_book,
  author    = "Davide Bertozzi and Luca Benini and Giovanni De Micheli",
  title     = "Energy-reliability trade-off for {NoCs}",
  book      = "Networks on Chip",
  year      = 2003,
  isbn      = "1-4020-7392-5",
  pages     = "107--129",
  publisher = "Kluwer Academic Publishers",
  address   = "Hingham, MA, USA"
}

@Misc{stbus_spec,
  author       = "STMicroelectronics",
  title        = "STBus Functional Specs",
  howpublished = {\url{http://www.stmcu.com/}},
  month        = apr,
  year         = 2003
}

@Article{duato_tpds93,
  author  = "Jos\'e Duato",
  title   = "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 1993,
  volume  = 4,
  number  = 12,
  pages   = "1320--1331",
  month   = dec
}

@Article{chang_tcad02,
  author  = "Jui-Ming Chang and Massoud Pedram",
  title   = "{Codex-dp}: Co-Design of Communicating Systems Using Dynamic Programming",
  journal = "{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  year    = 2002,
  volume  = 19,
  number  = 7,
  pages   = "732--744",
  month   = jul
}

@inproceedings{guerrier_date00,
  author    = "Pierre Guerrier and Alain Greiner",
  title     = "A Generic Architecture for On-Chip Packet-Switched Interconnections",
  booktitle = "Design Automation and Test in Europe",
  year      = 2000,
  pages     = "250--256",
  address   = "Paris, France"
}


@Article{karim_micro02,
  author  = "Faraydon Karim and Anh Nguyen and Sujit Dey",
  title   = "An Interconnect Architecture for Networking Systems on Chips",
  journal = "{IEEE} Micro",
  year    = 2002,
  volume  = 22,
  number  = 5,
  pages   = "36--45",
  month   = sep # "--" # oct,
}

@InProceedings{pande_iscas03,
  author    = "Partha Pratim Pande and Cristian Grecu and Andr\'e Ivanov and Res Saleh",
  title     = "Design of a Switch for Network on Chip Applications",
  booktitle = "{IEEE} International Symposium on Circuits and Systems",
  pages     = "217--220",
  year      = 2003,
  volume    = "V",
  address   = "Bangkok, Thailand",
  month     = may,
}

@Book{duato_book02,
   author    = "Jos\'e Duato and Sudhakar Yalamanchili and Lionel Ni",
   title     = "Interconnection Networks: An Engineering Approach",
   year      = 2002,
   publisher = "Morgan Kaufmann"
 }

@InProceedings{bolotin_icecs04,
  author    = "Evgeny Bolotin and Arkadiy Morgenshtein and Israel Cidon and Avinoam Kolodny",
  title     = "Automatic and Hardware-Efficient {SoC} Integration by {QoS} Network on Chip",
  booktitle = "{IEEE} International Conference on Electronics, Circuits and Systems",
  year      = 2004,
  month     = dec
}

@InProceedings{holsmark_norchip05,
  author    = "Rickard Holsmark and Shashi Kumar",
  title     = "Design Issues and Performance Evaluation of Mesh {NoC} with Regions",
  booktitle = "{IEEE} Norchip",
  pages     = "40--43",
  year      = 2005,
  address   = "Oulu, Finland",
  month     = nov # "21--22"
}


@InProceedings{bartic_soc03,
  author    = "Andrei Bartic and Jean-Yves Mignolet and ? Nollet and Th{\'e}odore Marescaux and Diederik Verkest and Serge Vernalde and Rudy Lauwereins",
  title     = "Highly Scalable Network on Chip for Reconfigurable Systems Systems",
  booktitle = "International Conference on System-On-Chip",
  pages     = "79--82",
  year      = 2003,
  address   = "Tampere",
  month     = nov
}

@Book{sdl_book,
   author    = "Jan Ellsberger and Dieter Hogrefe and Amardeo Sarma",
   title     = "SDL Formal Object-oriented Language for Communicating Systems",
   year      = 1997,
   publisher = "Prentice Hall"
 }

@Article{pande_tcomp05,
  author  = "Partha Pratim Pande and Cristian Grecu and Michael Jones and  Andr{\'e} Ivanov and Resve Saleh",
  title   = "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures",
  journal = "{IEEE} Transactions on Computers",
  year    = 2005,
  volume  = 54,
  number  = 8,
  pages   = "1025--1040",
  month   = aug
}

@Article{ye_jsa04,
  author    = "Terry Tao Ye and Luca Benini and Giovanni De Micheli",
  title     = "Packetization and routing analysis of on-chip multiprocessor networks",
  journal   = "Journal of System Architectures",
  year      = 2004,
  volume    = 50,
  number    = "2-3",
  issn      = "1383-7621",
  pages     = "81--104",
  publisher = "Elsevier North-Holland, Inc."
}

@Book{wolf_book,
   author    = "Wayne Wolf",
   title     = "Computer as Components",
   year      = 2001,
   publisher = "Morgan Kaufman"
 }

@Article{palesi_tcad05,
  author  = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi",
  title   = "A Multi-objective Genetic Approach for System-level Exploration in Parameterized Systems-on-a-Chip",
  journal = "{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  year    = 2005,
  volume  = 24,
  number  = 4,
  pages   = "635--645",
  month   = apr
}

@InProceedings{szymanek_date04,
  author    = "Radoslaw Szymanek and Francky Catthoor and Krzysztof Kuchcinski",
  title     = "Time-Energy Design Space Exploration for Multi-Layer Memory Architectures",
  booktitle = "Design, Automation and Test in Europe",
  year      = "2004",
  pages     = "181--190"
}

@TechReport{sztipanovits_tr02,
  author      = "Sandeep Neema and Janos Sztipanovits and Gabor Karsai",
  title       = "Design-Space Construction and Exploration in Platform-Based Design",
  institution = "Institute for Software Integrated Systems Vanderbilt University Nashville Tennessee 37235",
  year        = 2002,
  month       = jun,
  number      = "ISIS-02-301"
}

@Article{eeckhout_micro03,
  author  = "Lieven Eeckhout and Sebastien Nussbaum and James E. Smith and Koen De Bosschere",
  title   = "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox",
  journal = "{IEEE} Micro",
  year    = 2003,
  volume  = 23,
  number  = 5,
  pages   = "26--38",
  month   = sep # "-" # oct
}

@InProceedings{boppana_isca93,
  author    = "Rajendra V. Boppana and Suresh Chalasani",
  title     = "A Comparison of Adaptive Wormhole Routing Algorithms",
  pages     = "351-360",
  booktitle = "International Symposium on Computer Architecture",
  year      = 1993,
  address   = "San Diego, California, USA",
  month     = may
}

@InProceedings{palesi_dac06,
  author    = "Maurizio Palesi and Rickard Holsmark and Shashi Kumar",
  title     = "A Methodology for Design of Application Specific Deadlock-free Routing Algorithms for {NoC} Systems",
  booktitle = "Submitted to Design Automation Conference",
  year      = 2006,
  address   = "San Francisco, California, USA",
  month     = jul
}

@Article{ghosh_todaes04,
  author  = "Arijit Ghosh and Tony Givargis",
  title   = "Cache Optimization for Embedded Processor Cores: An Analytical Approach",
  journal = "{ACM} Transactions on Design Automation of Electronic Systems,",
  year    = 2004,
  volume  = 9,
  number  = 4,
  pages   = "419--440",
  month   = oct
}

@Book{kowalski_book,
  author    = "Thaddeus J. Kowalski",
  title     = "An Artificial Intelligence Approach to {VLSI} Design",
  isbn      = "089838169X",
  publisher = "Kluwer Academic Publishers",
  address   = "Norwell, MA, USA",
  year      = 1985
}

@Article{liew_ista97,
  author  = "Chun Wai Liew",
  title   = "Using Feedback to Improve {VLSI} Designs",
  journal = "{IEEE Expert}: Intelligent Systems and Their Applications",
  year    = 1997,
  volume  = 12,
  number  = 1,
  pages   = "67--73",
}

@InProceedings{ku_dac90,
  author    = "David Ku and Gionvanni De Micheli",
  title     = "Relative scheduling under timing constraints",
  booktitle = "{ACM/IEEE} Conference on Design Automation",
  pages     = "59--64",
  year      = 1990,
  address   = "Orlando, Florida, United States"
}

@Book{singh_book,
  author    = "Narinder Singh",
  title     = "An Artificial Intelligence Approach to Test Generation",
  publisher = "Springer",
  year      = 1990,
  isbn      = "0898381851"
}

@InProceedings{varatkar_dac02,
  author    = "Girish Varatkar and Radu Marculescu",
  title     = "Traffic Analysis for On-Chip Networks Design of Multimedia Applications",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  month     = jun,
  year      = 2002,
  pages     = "510--517"
}

@InProceedings{avresky_ispdp99,
  author    = "D. R. Avresky and V. Shubranov and R. Horst and P. Mehra",
  title     = "Performance Evaluation of the {ServerNetR SAN} Under Self-similar Traffic",
  booktitle = "International Symposium on Parallel and Distributed Processing",
  pages     = "143--149",
  year      = 1999,
  month     = apr
}

@InProceedings{vaidya_hpca99,
  author    = "Aniruddha S. Vaidya and Anand Sivasubramaniam and Chita R. Das",
  title     = "{LAPSES}: A Recipe for High Performance Adaptive Router Design",
  booktitle = "Fifth International Symposium On High-Performance Computer Architecture",
  pages     = "236--243",
  year      = 1999,
  address   = "Orlando, Florida, USA",
  month     = jan
}

@InProceedings{wang_isscs05,
  author    = "Xin Wang and David Sig{\"u}enza-Tortosa and Tapani Ahonen and Jari Nurmi",
  title     = "Asynchronous Network Node Design for Network-on-Chip",
  booktitle = "International Symposium on Signals, Circuits and Systems",
  pages     = "55--58",
  year      = 2005,
  volume    = 1,
  month     = jul # "14--15"
}

@TechReport{palesi_tr06,
  author      = "Maurizio Palesi and Rickard Holsmark and Shashi Kumar and Vincenzo Catania",
  title       = "{APSRA}: A methodology for design of Application Specific Routing Algorithms for {NoC} Systems",
  institution = "Dip. di Ingegneria Informatica e delle Telecomunicazioni, Univ. di Catania",
  year        = 2006,
  number      = "DIIT-TR-01-060406"
}

@Article{vijaykrishnan_tcomp03,
  author  = "N. Vijaykrishnan and Mahmut Kandemir and and Mary Jane Irwin and Hyun Suk Kim and Wu Ye and David Duarte",
  title   = "Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework",
  journal = "{IEEE} Transactions on Computers",
  year    = 2003,
  volume  = 52,
  number  = 1,
  pages   = "59--73",
  month   = jan
}

@Article{dally_tcom87,
  author  = "William J. Dally and C. Seitz",
  title   = "Deadlock-free message routing in multiprocessor interconnection networks",
  journal = "{IEEE} Transactions on Computers",
  year    = 1987,
  volume  = "C",
  number  = 36,
  pages   = "547--553"
}

@Article{duato_lncs91,
  author  = "Jos\'e Duato",
  title   = "On the design of deadlock-free adaptive routing algorithms for multicomputers: theoretical aspects",
  journal = "Lecture Notes in Computer Science 487, Distributed Memory Computing",
  year    = 1991,
  pages   = "234--243"
}

@Article{duato_tpds95,
  author  = "Jos\'e Duato",
  title   = "A Necessary and Sufficient Condition for Deadlock-free Routing in Wormhole Networks",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 1995,
  volume  = 6,
  number  = 10,
  pages   = "1055--1067",
  month   = oct
}

@Article{lin_tpds95,
  author  = "Xiaola Lin and Philip K. McKinley and Lionel M. Ni",
  title   = "The Message Flow Model for Routing in Wormhole-Routed Networks",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 1995,
  volume  = 6,
  number  = 7,
  pages   = "755--760",
  month   = jul
}

@InProceedings{schwiebert_spaa95,
  author    = "Loren Schwiebert and D. N. Jayasimha",
  title     = "A Universal Proof Technique for Deadlock-Free Routing in Interconnection Networks",
  booktitle = "7th Annual {ACM} Symposium on Parallel Algorithms and Architectures",
  pages     = "175--183",
  year      = 1995
}

@Article{schwiebert_jpdc96,
  author  = "Loren Schwiebert and D. N. Jayasimha",
  title   = "A Necessary and Sufficient Condition for Deadlock-free Wormhole Routing",
  journal = "Journal of Parallel and Distributed Computing",
  year    = 1996,
  volume  = 32,
  pages   = "175--183"
}

@InProceedings{nilsson_date03,
  author    = "Erland Nilsson and Mikael Millberg and Johnny Oberg and Axel Jantsch",
  title     = "Load Distribution with the Proximity Congestion Awareness in a Network on Chip",
  booktitle = "Design, Automation and Test in Europe",
  pages     = "1126-7",
  year      = 2003,
  address   = "Washington, DC, USA"
}

@InProceedings{liang_pact00,
  author    = "Jian Liang and Sriram Swaminathan and Russell Tessier",
  title     = "{aSOC}: A Scalable, Single-Chip Communications Architecture",
  booktitle = "International Conference on Parallel Architectures and Compilation Techniques",
  pages     = "37--46",
  year      = 2000,
  address   = "Washington, DC, USA"
}

@Article{rijpkema_cdt03,
  author  = "E. Rijpkema and K. G.  W. Goossens and A. R\u{a}dulescu and J. Dielissen and J. van Meerbergen and P. Wielage and E. Waterlander",
  title   = "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip",
  journal = "IEE Proceedings of Computer Digital Techniques",
  year    = 2003,
  volume  = 150,
  number  = 5,
  pages   = "294--302",
  month   = sep
}

@InProceedings{zeferino_date04,
  author    = "Cesar Albenes Zeferino and Marcio Eduardo Kreutz and Altamiro Amadeu Susin",
  title     = "{RASoC}: A Router Soft-Core for Networks-on-Chip",
  booktitle = "Designers Forum -- Design, Automation and Test in Europe",
  pages     = "198--203",
  year      = 2004
}

@InProceedings{mullins_isca04,
  author    = "Robert Mullins and Andrew West and Simon Moore",
  title     = "Low-Latency Virtual-Channel Routers for On-Chip Networks",
  booktitle = "International Symposium on Computer architecture",
  pages     = "188--193",
  year      = 2004,
  address   = "Munchen, Germany"
}

@Article{bertozzi_csm04,
  author   = "Davide Bertozzi and Luca Benini",
  title    = "Xpipes: a network-on-chip architecture for gigascale systems-on-chip",
  journal  = "{IEEE} Circuits and Systems Magazine",
  year     = 2004,
  volume   = 4,
  number   = 2,
  pages    = "18--31"
}

@InProceedings{kim_dac05,
  author    = "Jongman Kim and Dongkook Park and T. Theocharides and N. Vijaykrishnan and Chita R. Das",
  title     = "A Low Latency Router Supporting Adaptivity for On-Chip Interconnects",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "559--564",
  year      = 2005,
  month     = jun
}

@InProceedings{wu_aspdac06,
  author = "Dong Wu and  Bashir M. Al-Hashimi and Marcus T. Schmitz",
  title = "Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages = "36--41",
  year = 2006
}

@Article{chien_jacm95,
  author  = "Andrew A. Chien and Jae H. Kim",
  title   = "Planar-adaptive routing: Low-cost adaptive networks for multiprocessors",
  journal = "Journal of the {ACM}",
  year    = 1995,
  volume  = 42,
  number  = 1,
  pages   = "91--123",
  month   = jan
}

@Article{linder_tcomp91,
  author  = "D.H. Linder and J.C. Harden",
  title   = "An Adaptive and Fault-Tolerant Wormhole Routing Strategy for k-Ary n-Cubes",
  journal = "{IEEE} Transactions on Computers",
  year    = 1991,
  volume  = 40,
  number  = 1,
  pages   = "2--12",
  month   = jan
}

@Article{upadhyay_tcomp97,
  author  = "Jatin Upadhyay and Vara Varavithya and Prasant Mohapatra",
  title   = "A Traffic-Balanced Adaptive Wormhole Routing Scheme for Two-Dimensional Meshes",
  journal = "{IEEE} Transactions on Computers",
  year    = 1997,
  volume  = 46,
  number  = 2,
  pages   = "190--197",
  month   = feb
}

@Article{das_so99a,
  author    = "Indraneel Das",
  title     = "A preference ordering among various {Pareto} optimal alternatives",
  journal   = "Structural and Multidisciplinary Optimization",
  year      = 1999,
  volume    = 18,
  number    = 1,
  pages     = "30--35",
  month     = aug
}

@Article{das_so99b,
  author    = "Indraneel Das",
  title     = "On characterizing the ``knee'' of the {Pareto} curve based on Normal-Boundary Intersection",
  journal   = "Structural and Multidisciplinary Optimization",
  year      = 1999,
  volume    = 18,
  number    = "2-3",
  pages     = "107--115",
  month     = oct
}

@Article{dibarba_compel01,
  author    = "Paolo Di Barba",
  title     = "A fast evolutionary method for identifying non-inferior solutions in multicriteria shape optimization of a shielded reactor",
  journal   = "The International Journal for Computation and Mathematics in Electrical and Electronic Engineering",
  year      = 2001,
  volume    = 20,
  number    = 3,
  pages     = "762--776",
  month     = sep
}

@Article{mattson_eo04,
  author    = "Christopher A. Mattson and Anoop A. Mullur and Achille Messac",
  title     = "Smart Pareto Filter: Obtaining a Minimal Representation of Multiobjective Design Space",
  journal   = "Engineering Optimization",
  pages     = "721--740",
  year      = 2004,
  volume    = 36,
  number    = 6,
  address   = "Atlanta, GA",
  month     = sep
}

@Article{wang_fss01,
  author  = "Juite (Ray) Wang",
  title   = "Ranking engineering design concepts using a fuzzy outranking preference model",
  journal = "Fuzzy Sets and Systems",
  year    = "2001",
  volume  = "119",
  pages   = "161--170"
}

@TechReport{taboada_wp02,
  author      = "Heidi A. Taboada and David W. Coit",
  title       = "Data Mining Techniques to Facilitate the Analysis of the {Pareto}-Optimal Set for Multiple Objective Problems",
  institution = "Department of Industrial and Systems Engineering, Rutgers University",
  year        = "2002",
  number      = "06-001",
  address     = "Piscataway, NJ 08854, USA"
}

@InProceedings{fisher_cases02,
  author    = "Dirk Fischer and J{\"u}rgen Teich and Michael Thies and Ralph Weper",
  title     = "Efficient Architecture/Compiler Co-Exploration for {ASIPs}",
  booktitle = "Compilers, Architectures, and Synthesis for Embedded Systems",
  pages     = "27--34",
  year      = 2002,
  address   = "Grenoble, France",
  month     = oct # "8--11"
}

@TechReport{nop_tr06,
  author      = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Davide Patti",
  title       = "A New Selection Strategy for On-Chip Networks",
  institution = "Dip. di Ingegneria Informatica e delle Telecomunicazioni, Univ. di Catania",
  year        = 2006,
  number      = "DIIT-TR-01-060920"
}

@Book{hennessy_patterson_mh4,
  author    = "John L. Hennessy and David A. Patterson",
  title     = "Computer Architecture A Quantitative Approach",
  publisher = "Morgan Kaufmann",
  year      = 2006,
  edition   = "Fourth",
}

@InProceedings{balasubramonian_micro00,
  author    = "Rajeev Balasubramonian and David Albonesi and Alper Buyuktosunoglu and Sandhya Dwarkadas",
  title     = "Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures",
  booktitle = "{ACM/IEEE} International Symposium on Microarchitecture",
  year      = 2000,
  pages     = "245--257"
}

@InProceedings{abraham_micro99,
  author    = "Santosh G. Abraham and Scott A. Mahlke",
  title     = "Automatic and efficient evaluation of memory hierarchies for embedded systems",
  booktitle = "{ACM/IEEE} International Symposium on Microarchitecture",
  year      = "1999",
  pages     = "114--125"
}

@InProceedings{raghavan_date06,
  author    = "Praveen Raghavan and Andy Lambrechts and Murali Jayapala and Francky Catthoor and Diederik Verkest",
  title     = "Distributed loop controller architecture for multi-threading in uni-threaded {VLIW} processors",
  booktitle = "Conference on Design, Automation and Test in Europe",
  year      = 2006,
  pages     = "339--344",
  location  = "Munich, Germany"
}

@InProceedings{morgan_codes05,
  author    = "Paul Morgan and Richard Taylor and Japheth Hossell and George Bruce and Barry O'Rourke",
  title     = "Automated data cache placement for embedded {VLIW ASIPs}",
  booktitle = "{IEEE/ACM/IFIP} International Conference on Hardware/software Codesign and System Synthesis",
  year      = 2005,
  pages     = "39--44",
  location  = "Jersey City, NJ, USA"
}

@Article{venkatachalam_cs05,
  author  = "Vasanth Venkatachalam and Michael Franz",
  title   = "Power reduction techniques for microprocessor systems",
  journal = "{ACM} Computing Surveys",
  volume  = 37,
  number  = 3,
  year    = 2005,
  pages   = "195--237"
}

@Article{boppana_tcomp95,
  author  = "Rajendra V. Boppana and Suresh Chalasani",
  title   = "Fault-tolerant wormhole routing algorithms for mesh networks",
  journal = "{IEEE} Transactions on Computers",
  year    = 1995,
  volume  = 44,
  number  = 7,
  pages   = "848--864"
}

@Article{chen_jis98,
  author  = "Kuo-Hsuan Chen and Ge-Ming Chiu",
  title   = "Fault-Tolerant Routing Algorithm for Meshes without Using Virtual Channels",
  journal = "Journal of Information Science and Engineering",
  year    = 1998,
  volume  = 14,
  number  = 4,
  pages   = "765--783",
  month   = dec
}

@Article{wu_tcomp03,
  author  = "Jie Wu",
  title   = "A Fault-Tolerant and Deadlock-Free Routing Protocol in {2D} Meshes Based on Odd-Even Turn Model",
  journal = "{IEEE} Transactions on Computers",
  year    = 2003,
  volume  = 52,
  number  = 9,
  pages   = "1154--1169"
}

@Article{dally_tpds93,
  author  = "William J. Dally and Hiromichi Aoki",
  title   = "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 1993,
  volume  = 4,
  number  = 4,
  pages   = "466--475",
  month   = apr
}

@InProceedings{palesi_samos06,
  author    = "Maurizio Palesi and Shashi Kumar and Rickard Holsmark",
  title     = "A Method for Router Table Compression for Application Specific Routing in Mesh Topology {NoC} Architectures",
  booktitle = "{SAMOS VI} Workshop: Embedded Computer Systems: Architectures, Modeling, and Simulation",
  pages     = "373--384",
  year      = 2006,
  address   = "Samos, Greece",
  month     = jul # " 17--20"
}

@InProceedings{peh_hpca01,
  booktitle = "International Symposium on High-Performance Computer Architecture",
  year      = "2001",
  title     = "A Delay Model and Speculative Architecture for Pipelined Routers",
  month     = jan,
  pages     = "255--266",
  author    = "Li-Shiuan Peh and William J. Dally"
}

@InProceedings{palesi_codes06,
  author    = "Maurizio Palesi and Rickard Holsmark and Shashi Kumar and Vincenzo Catania",
  title     = "A Methodology for Design of Application Specific Deadlock-free Routing Algorithms for {NoC} Systems",
  booktitle = "International Conference on Hardware-Software Codesign and System Synthesis",
  pages     = "142--147",
  year      = 2006,
  address   = "Seoul, Korea",
  month     = oct # " 22--25"
}

@InProceedings{li_dac06,
  author    = "Ming Li and Qing-An Zeng and Wen-Ben Jone",
  title     = "{DyXY} - A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Networksyes on Chip",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "849--852",
  year      = 2006,
  address   = "San Francisco, California, USA",
  month     = jul # " 24--28"
}

@InProceedings{murali_dac06,
  author    = "Srinivasan Murali and David Atienza and Luca Benini and Giovanni De Micheli",
  title     = "A Multi-Path Routing Strategy with Guaranteed In-Order Packet Delivery and Fault-Tolerance for Networks on Chip",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "845--848",
  year      = 2006,
  address   = "San Francisco, California, USA",
  month     = jul # " 24--28"
}

@InProceedings{murali_date06,
  author    = "Srinivasan Murali and Martijn Coenen and Andrei R\u{a}dulescu and Kees Goossens and Giovanni De Micheli",
  title     = "A methodology for mapping multiple use-cases onto networks on chips",
  booktitle = "Conference on Design, Automation and Test in Europe",
  pages     = "118--123",
  year      = 2006,
  location  = "Munich, Germany"
}

@InProceedings{murali_aspdac06,
  author    = "Srinivasan Murali and Martijn Coenen and Andrei R\u{a}dulescu and Kees Goossens and Giovanni De Micheli",
  title     = "Mapping and configuration methods for multi-use-case networks on chips",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages     = "146--151",
  year      = 2006,
  location  = "Yokohama, Japan"
}

@Article{gomez_tcomp06,
  author  = "Maria Engracia Gomez and Nils Agne Nordbotten and Jos\'e Flich and Pedro Lopez and Antonio Robles and Jos\'e Duato and Tor Skeie and Olav Lysne",
  title   = "A Routing Methodology for Achieving Fault Tolerance in Direct Networks",
  journal = "{IEEE} Transactions on Computers",
  year    = 2006,
  volume  = 55,
  number  = 4,
  pages   = "400--415",
  month   = apr
}

@InProceedings{mejia_ipdps06,
  author    = "Andres Mejia and Jos\'e Flich and Jos\'e Duato and Sven-A. Reinemo and Tor Skeie",
  title     = "Segment-Based Routing: An Efficient Fault-Tolerant Routing Algorithm for Meshes and Tori",
  booktitle = "International Parallel and Distributed Processing Symposium",
  year      = 2006,
  address   = "Rhodos, Grece",
  month     = apr # " 25--29"
}

@TechReport{schroeder_tr90,
  author      = "Michael D. Schroeder and Andrew D. Birrell and Michael Burrows and Hal Murray and Roger M. Needham and Thomas L. Rodeheffer and Edwin H. Satterthwaite and Charles P. Thacker",
  title       = "Autonet: A High-speed, Self-Configuring Local Area Network Using Point-to-Point Links",
  institution = "Digital Equipment Corporation",
  year        = 1990,
  number      = 59,
  month       = apr # " 21"
}

@TechReport{jouraku_tr01,
  author      = "Akiya Jouraku and Michihiro Koibuchi and Hideharu Amano",
  title       = "L-turn routing: An Adaprive Routing in Irregular Networks",
  institution = "IEICE",
  year        = 2001,
  number      = 59,
  month       = apr
}

@InProceedings{cherkasova_hicss96,
  author    = "Ludmila Cherkasova and Vadim Kotov and and Tomas Rokicki",
  title     = "Fibre Channel Fabrics: Evaluation and Design",
  booktitle = "Hawaii International Conference on System Sciences",
  pages     = "53--58",
  year      = 1996
}

@InProceedings{sancho_ishpc01,
  author    = "Jos\'e Carlos Sancho and Antonio Robles and Jos\'e Duato",
  title     = "A Flexible Routing Scheme for Networks of Workstations",
  booktitle = "International Symposium on High Performance Computing",
  pages     = "260--267",
  year      = 2000,
  address   = "London, UK"
}

@InProceedings{mello_sbcci05,
  author    = "Aline Mello and Leonel Tedesco and Ney Calazans and Fernando Moraes",
  title     = "Virtual channels in networks on chip: implementation and evaluation on hermes {NoC}",
  booktitle = "Symposium on Integrated Circuits and System Design",
  pages     = "178--183",
  year      = 2005,
  address   = "New York, NY, USA"
}

@InProceedings{bjerregaard_date05,
  author    = "Tobias Bjerregaard and Jens Spars{\o}",
  title     = "A Router Architecture for Connection-Oriented Service Guarantees in the {MANGO} Clockless Network-on-Chip",
  booktitle = "Conference on Design, Automation and Test in Europe",
  pages     = "1226--1231",
  year      = 2005,
  address   = "Washington, DC, USA"
}

@InProceedings{holsmark_dsd06,
  author    = "Rickard Holsmark and Maurizio Palesi and Shashi Kumar",
  title     = "Deadlock Free Routing Algorithms for Mesh Topology {NoC} Systems with Regions",
  booktitle = "{EUROMICRO} Conference on Digital System Design, Architectures, Methods and Tools",
  pages     = "696--703",
  year      = 2006,
  address   = "Croatia",
  month     = sep
}

@Article{goossens_dt05,
  author  = "Kees Goossens and John Dielissen and Andrei R\u{a}dulescu",
  title   = "The {\AE}thereal Network on Chip: Concepts, Architectures, and Implementations",
  journal = "{IEEE} Design and Test of Computers",
  year    = 2005,
  volume  = 22,
  number  = 5,
  pages   = "21--31",
  month   = sep # "-" # oct
}

@InProceedings{millberg_vlsi04,
  author    = "Mikael Millberg and Erland Nilsson and Rikard Thid and Shashi Kumar and Axel Jantsch",
  title     = "The {Nostrum} backbone -- a communication protocol stack for networks on chip",
  booktitle = "{VLSI} Design Conference",
  year      = 2004,
  address   = "Mumbai, India",
  month     = jan,
  pages     = "693--696"
}

@InProceedings{bjerregaard_issoc05,
  author    = "Tobias Bjerregaard and Shankar Mahadevan and Rasmus Olsen and Jens Spars{\o}",
  title     = "An {OCP} Compliant Network Adapter for {GALS}-based {SoC} Design Using the {MANGO} Network-on-Chip",
  booktitle = "International Symposium on System-on-Chip",
  pages     = "171--174",
  year      = 2005,
  month     = nov
}

@InProceedings{ascia_estimedia06,
  author    = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Davide Patti",
  title     = "{Neighbors-on-Path}: A New Selection Strategy for On-Chip Networks",
  booktitle = "Fourth {IEEE} Workshop on Embedded Systems for Real Time Multimedia",
  pages     = "79--84",
  year      = 2006,
  address   = "Seoul, Korea",
  month     = oct # " 26--27"
}

@Article{duato_tpds05,
  author  = "Jos\'e Duato and Olav Lysne and Ruoming Pang and Timothy Mark Pinkston",
  title   = "{Part I}: A Theory for Deadlock-Free Dynamic Network Reconfiguration",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 2005,
  volume  = 16,
  number  = 5,
  pages   = "412--427",
  month   = may
}

@Article{lysne_tpds05,
  author  = "Olav Lysne and Timothy Mark Pinkston and Jos\'e Duato",
  title   = "{Part II}: A Methodology for Developing Deadlock-Free Dynamic Network Reconfiguration Processes",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 2005,
  volume  = 16,
  number  = 5,
  pages   = "428--443",
  month   = may
}

@InProceedings{majer_pdp05,
  author    = "Mateusz Majer and Christophe Bobda and Ali Ahmadinia and J{\"u}rgen Teich",
  title     = "Packet Routing in Dynamically Changing Networks on Chip",
  booktitle = "{IEEE} International Symposium on Parallel and Distributed Processing",
  pages     = "154b",
  year      = 2005,
  month     = apr
}

@Misc{noxim,
  author       = "Fabrizio Fazzino and Maurizio Palesi and Davide Patti",
  title        = "Noxim: {Network-on-Chip} Simulator",
  howpublished = {\url{http://noxim.sourceforge.net}}
}

@Misc{winoxim,
  author       = "Fabrizio Fazzino and Maurizio Palesi and Davide Patti",
  title        = "Noxim: {Network-on-Chip} Simulator",
  howpublished = {\url{http://noxim.sourceforge.net}}
}

@Book{fisher_ecbook05,
  author    = "Joseph A. Fisher and Paolo Faraboschi and Cliff Young",
  title     = "Embedded Computing",
  publisher = "Morgan Kaufmann",
  year      = 2005
}

@Article{while_tevc06,
  author  = "Lyndon While and Phil Hingston and Luigi Barone and Simon Huband",
  title   = "A Faster Algorithm for Calculating Hypervolume",
  journal = "{IEEE} Transactions on Evolutionary Computation",
  year    = 2006,
  volume  = 10,
  number  = 1,
  pages   = "29--38",
  month   = feb
}

@TechReport{knowles_techrep06,
  author      = "Joshua Knowles and Lothar Thiele and Eckart Zitzler",
  title       = "A tutorial on the performance assessment of stochastive multiobjective optimizers",
  institution = "Computer Engineering and Networks Laboratory",
  year        = 2006,
  number      = "214",
  address     = "{ETH} Zurich",
  month       = feb
}

@InProceedings{srinivasan_micro02,
  author      = "Viji Srinivasan and David Brooks and Michael Gschwind and Pradip Bose and Victor V. Zyuban and Philip N. Strenski and Philip G. Emma",
  title       = "Optimizing pipelines for power and performance",
  booktitle   = "{MICRO}",
  year        = 2002,
  pages       = "333--344"
}

@TechReport{schlansker_hptr96,
  author      = "Michael S. Schlansker and B. Ramakrishna Rau and Scott Mahlke and Vinod Kathail and Richard Johnson and Sadun Anik and Santosh G. Abraham",
  title       = "Achieving High Levels of Instruction-Level Parallelism with Reduced Hardware Complexity",
  institution = "{HP} Laboratories",
  year        = 1996,
  number      = "HPL-96-120",
  month       = Feb # " 28"
}

@InProceedings{gordonross_islped05,
  author    = "Ann Gordon-Ross, Frank Vahid, Nikil Dutt",
  title     = "Fast Configurable-Cache Tuning with a Unified Second-Level Cache",
  booktitle = "International Symposium on Low-Power Electronics and Design",
  pages     = "323--326",
  year      = 2005
}

@Book{dally_book04,
  author    = "William J. Dally and Brian Towles",
  title     = "Principles and Practices of Interconnection Networks",
  publisher = "Morgan Kaufmann",
  year      = 2004,
  address   = "San Francisco, CA"
}

@Article{ivanov_dt05,
  author  = "André Ivanov and Giovanni De Micheli",
  title   = "The Network-on-Chip Paradigm in Practice and Research",
  journal = "{IEEE} Design and Test of Computers",
  year    = 2005,
  volume  = 22,
  number  = 5,
  pages   = "399--403",
  month   = sep # "--" # oct
}

@Misc{sia_interconnect_itrs06,
  title        = "International Thechnology Roadmap for Semiconductors -- Interconnect",
  howpublished = "Semiconductor Industry Association",
  year         = "2006"
}

@InProceedings{schwiebert_ipccc00,
  author    = "Loren Schwiebert",
  title     = "A Performance Evaluation of Fully Adaptive Wormhole Routing Including Selection Function Choice",
  booktitle = "{IEEE} Performance, Computing, and Communications Conference",
  pages     = "117-123",
  year      = 2000,
  month     = feb
}

@Article{schwiebert_jpdc02,
  author  = "Loren Schwiebert and Renelius Bell",
  title   = "Performance tuning of adaptive wormhole routing through selection function choice",
  journal = "Journal of Parallel and Distributed Computing",
  year    = 2002,
  volume  = 62,
  number  = 7,
  pages   = "1121--1141",
  month   = jul
}

@InProceedings{feng_ics97,
  author    = "Wu-chang Feng and Kang G. Shin",
  title     = "Impact of selection functions on routing algorithm performance in multicomputer networks",
  booktitle = "11th International Conference on Supercomputing",
  pages     = "132--139",
  year      = 1997
}

@InProceedings{martinez_ishpc00,
  author = "J. C. Martínez and Federico Silla and Pedro López and José Duato",
  title = "On the Influence of the Selection Function on the Performance of Networks of Workstations",
  booktitle = "International Symposium on High Performance Computing",
  pages = "292--299",
  year = 2000,
  volume = 1940,
  series = "Lecture Notes In Computer Science",
  publisher = "Springer-Verlag"
}

@Article{angiolini_tcad07,
  author  = "Federico Angiolini and Paolo Meloni and Salvatore M. Carta and Luigi Raffo and Luca Benini",
  title   = "A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for {MPSoCs}",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2007,
  volume  = 26,
  number  = 3,
  pages   = "421--434",
  month   = mar
}

@InProceedings{ahonen_slip04,
  author    = "Tapani Ahonen and David A. Sig{\"u}enza-Tortosa and Hong Bin and Jari Nurmi",
  title     = "Topology optimization for application-specific networks-on-chip",
  booktitle = "International Workshop on System level Interconnect Prediction",
  pages     = "53--60",
  year      = 2004
}

@InProceedings{pullini_nocs07,
  author    = "Antonio Pullini and Federico Angiolini and Paolo Meloni and David Atienza and Srinivasan Murali and  Luigi Raffo and Giovanni De Micheli and Luca Benini",
  title     = "NoC Design and Implementation in 65nm Technology",
  booktitle = "International Symposium on Networks-on-Chip",
  pages     = "273--282",
  year      = 2007
}

@InProceedings{dellosso_iccd03,
  author    = "Matteo Dall'Osso and Gianluca Biccari and Luca Giovannini and Davide Bertozzi and Luca Benini",
  title     = "$\times$pipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor {SoCs}",
  booktitle = "International Conference on Computer Design",
  pages     = "536--541",
  year      = 2003
}

@InProceedings{stergiou_date05,
  author    = "Stergios Stergiou and Federico Angiolini and Salvatore Carta and Luigi Raffo and Davide Bertozzi and Giovanni De Micheli",
  title     = "$\times$pipes Lite: A Synthesis Oriented Design Library For Networks on Chips",
  booktitle = "Conference on Design, Automation and Test in Europe",
  pages     = "1188--1193",
  year      = 2005,
  volume    = 2
}

@Misc{bone_project,
  author = "KAIST, SSL",
  title = "BONE: Network on Chip, Real Chip Implementation",
  howpublished = {\url{http://ssl.kaist.ac.kr/ocn/}}
}

@InProceedings{palesi_ipdps07,
  author    = "Maurizio Palesi and Shashi Kumar and Rickard Holsmark and Vincenzo Catania",
  title     = "Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable {NoC} Platforms",
  booktitle = "{IEEE} International Parallel and Distributed Processing Symposium",
  pages     = "1--8",
  year      = 2007,
  address   = "Long Beach, CA",
  month     = mar
}

@Article{vandertol_mp02,
  author  = "Erik B. van der Tol and Egbert G.T. Jaspers",
  title   = "Mapping of {MPEG-4} decoding on a flexible architecture platform",
  journal = "Media Processors",
  year    = 2002,
  volume  = 4674,
  pages   = "362--375"
}

@InProceedings{ogras_codes05,
  author    = "Umit Y. Ogras and Jingcao Hu and Radu Marculescu",
  title     = "Key Research Problems in NoC Design: A Holistic Perspective",
  booktitle = "International Conference on Hardware-Software Codesign and System Synthesis",
  pages     = "69--74",
  year      = 2005,
  month     = sep
}

@Article{holsmark_jsa07,
  author  = "Rickard Holsmark and Maurizio Palesi and Shashi Kumar",
  title   = "Deadlock free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions",
  journal = "Journal of Systems Architecture",
  volume  = 54,
  number  = "3-4",
  year    = 2008, 
  pages   ="427--440"
}

@Article{hansson_vlsid07,
  author  = "Andreas Hansson and Kees Goossens and Andrei R\u{a}dulescu",
  title   = "A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic",
  journal = "{VLSI} Design",
  year    = 2007,
  volume  = 2007,
  annote  = "Article ID 68432"
}

@InProceedings{skeie_cac02,
  author    = "Tor Skeie and Olav Lysne and Horn Theiss",
  title     = "Layered shortest path ({LASH}) routing in irregular system area networks",
  booktitle = "Parallel and Distributed Processing Symposium",
  pages     = "162--169",
  year      = 2002
}

@InProceedings{skeie_icpads04,
  author    = "Tor Skeie and Olav Lysne and Jos\'e Flich and Pedro L{\'e}pez and Antonio Robles and Jos\'e Duato",
  title     = "{LASH-TOR}: a generic transition-oriented routing algorithm",
  booktitle = "Parallel and Distributed Systems",
  pages     = "595--604",
  year      = 2004
}

@Article{bjerregaard_csur06,
  author  = "Tobias Bjerregaard and Shankar Mahadevan",
  title   = "A survey of research and practices of Network-on-chip",
  journal = "{ACM} Computing Surveys",
  year    = 2006,
  volume  = 38,
  number  = 1,
  pages   = "1--51"
}

@InProceedings{marescaux_dac07,
  author    = "Theodore Marescaux and Henk Corporaal",
  title     = "Introducing the {SuperGT} Network-on-Chip; {SuperGT QoS}: more than just {GT}",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "116--121",
  year      = 2007,
  address   = "San Diego, CA, USA"
}

@Article{vaidya_tpds01,
  author  = "Aniruddha S. Vaidya and Anand Sivasubramaniam and Chita R. Das",
  title   = "Impact of Virtual Channels and Adaptive Routing on Application Performance",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 2001,
  volume  = 12,
  number  = 2,
  pages   = "223--237",
  month   = feb
}

@Article{aoyama_vlsi95,
  author  = "Kazuhiro Aoyama and Andrew A. Chien",
  title   = "The Cost of Adaptivity and Virtual Lanes in a Wormhole Router", 
  journal = "Journal of {VLSI} Design",
  year    = 1995,
  volume  = 2,
  number  = 4,
  pages   = "315--333"
}

@InBook{soininen_nocbook,
  author    = "Juha-Pekka Soininen and Hannu Heusala",
  ALTeditor = "Axel Jantsch and Hannu Tenhunen",
  title     = "Networks on Chip",
  chapter   = "2. A Design Methodology for NoC-based Systems",
  publisher = "Kluwer Academic",
  year      = 2004,
  pages     = "19--38"
}

@InBook{soc_ng_book,
  author    = "Luca Benini and Davide Bertozzi",
  editor    = "Bashir M. Al-Hashim",
  title     = "System-on-Chip: Next Generation Electronics",
  chapter   = "17. Network-on-Chip Architectures and Design Methods",
  publisher = "{IEE} Circuits, Devices and System Series",
  year      = 2006,
  pages     = "589--624"
}

@Article{monchiero_07,
  author  = "Matteo Monchiero and Gianluca Palermo and Cristina Silvano and Oreste Villa",
  title   = "Exploration of Distributed Shared Memory Architectures for {NoC}-based Multiprocessors",
  journal = "Journal of Systems Architecture",
  year    = 2007,
  volume  = 53,
  number  = 10,
  pages   = "719--732"
}

@Book{nocedal_book99,
  author    = "Jorge Nocedal and Stephen J. Wright",
  title     = "Numerical Optimization",
  publisher = "Springer",
  year      = 1999,
  address   = "New York, NY"
}
 	
@Article{zheng_cm99,
  author  = "Bing Zheng and Mohammed Atiquzzaman",
  title   = "Traffic management of multimedia over {ATM} networks",
  journal = "{IEEE} Communications Magazine",
  year    = 1999,
  volume  = 37,
  number  = 1,
  pages   = "33--38",
  month   = jan
}

@Article{vermeulen_cm03,
  author  = "Bart Vermeulen and John Dielissen and Kees Goossens and C\u{a}lin Ciorda\c{s}",
  title   = "Bringing Communication Networks On Chip: Test and Verification Implications",
  journal = "{IEEE} Communications Magazine",
  volume  =  41,
  number  =  9,
  year    =  2003,
  pages   =  "74--81",
  month   =  sep
}

@InProceedings{bengtsson_euromicro06,
 author    = "Tomas Bengtsson and Artur Jutman and Shashi Kumar and Raimund Ubar and Zebo Peng",
 title     = "Off-Line Testing of Delay Faults in NoC Interconnects",
 booktitle = "{EUROMICRO} Conference on Digital System Design",
 year      = 2006,
 pages     = "677--680"
}

@Article{zvikav_vlsid07,
  author  = "Zvika Guz and Isask'har Walter and Evgeny Bolotin and Israel Cidon and Ran Ginosar and and Avinoam Kolodny",
  title   = "Network Delays and Link Capacities in Application-Specific Wormhole {NoCs}",
  journal = "{VLSI} Design",
  year    = 2007,
  volume  = 2007,
  annote  = "Article ID 90941"
}

@InProceedings{longo_ina08,
  author    = "Giuseppe Longo and Salvatore Signorino and Maurizio Palesi and Shashi Kumar and Rickard Holsmark and Vincenzo Catania",
  title     = "Bandwidth Aware Routing Algorithms for Networks-on-Chip",
  booktitle = "2nd Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip",
  year      = 2008,
  address   = "Goteborg, Sweden",
  month     = jan
}

@Article{yang_tcad06,
  author  = "Shih-yu Yang and Christos A. Papachristou",
  title   = "A method for detecting interconnect {DSM} defects in systems on chip",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2006,
  volume  = 25,
  number  = 1,
  pages   = "197--204",
  month   = jan
}

@Article{ascia_tc08,
  author = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Davide Patti",
  title = "Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip",
  journal = "{IEEE} Transactions on Computers",
  year = 2008,
  volume = 57,
  number = 6,
  pages = "809--820",
  month = jun
}

@InProceedings{bolotin_date07,
  author    = "Evgeny Bolotin and Israel Cidon and Ran Ginosar and Avinoam Kolodny",
  title     = "Routing table minimization for irregular mesh {NoCs}",
  booktitle = "Conference on Design, Automation and Test in Europe",
  year      = 2007,
  pages     = "942--947",
  location  = "Nice, France"
 }

@InProceedings{tan_itc06,
  author    = "P. J. Tan and Tung Le and Keng-Hian Ng and Prasad Mantri and James Westfall",
  title     = "Testing of {UltraSPARC T1} Microprocessor and its Challenges",
  booktitle = "{IEEE} International Test Conference",
  pages     = "1--10",
  year      = 2006,
  month     = oct
}

@InProceedings{ogras_asap05,
  author = "Umit Y. Ogras and Jingcao Hu and Radu Marculescu",
  title = " Communication-centric {SoC} design for nanoscale domain",
  booktitle = "Application-Specific Systems, Architecture Processors",
  pages = "73--78",
  year = 2005,
  month = jul
}

@InProceedings{tornero_icpdc08,
  author    = "Rafael Tornero and Juan Manuel Ordu{\~n}a and Maurizio Palesi and Jos\'e Duato",
  title     = "A Communication-Aware Topological Mapping Technique for {NoCs}",
  booktitle = "14th International Conference on Parallel and Distributed Computing",
  series    = "Lecture Notes in Computer Science",
  volume    = "5168",
  pages     = "910--919",
  year      = 2008,
  address   = "Las Palmas de Gran Canaria, Spain",
  month     = "26--29" # aug
}

@article{murray_coa97,
  author  = "Walter Murray",
  title   = "Sequential Quadratic Programming Methods for Large-Scale Problems",
  journal = "Computational Optimization and Applications",
  volume  = 7,
  number  = 1,
  year    = 1997,
  pages   = "127--142"
 }

@article{ascia_jsa07,
 author  = "Giuseppe Ascia and Vincenzo Catania and Alessandro G. Di Nuovo and Maurizio Palesi and Davide Patti",
 title   = "Efficient design space exploration for application specific systems-on-a-chip",
 journal = "Journal of Systems Architure",
 volume  = 53,
 number  = 10,
 year    = 2007,
 pages   = "733--750"
 }

@Article{bertozzi_tpds05,
  author  = "Davide Bertozzi and Antoine Jalabert and Srinivasan Murali and Rutuparna Tamhankar and Stergios Stergiou and Luca Benini and Giovanni De Micheli",
  title   = "{NoC} Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 2005,
  volume  = 16,
  number  = 2,
  pages   = "113--129",
  month   = feb
}

@Article{kar_jsac00,
  author  = "Koushik Kar and Murali Kodialam and T. V. Lakshman",
  title   = "Minimum interference routing of bandwidth guaranteed tunnels with {MPLS} traffic engineering applications",
  journal = "{IEEE} Journal on Selected Areas in Communications",
  year    = 2000,
  volume  = 18,
  number  = 12,
  pages   = "2566--2579",
  month   = dec
}

@InProceedings{matta_infocom08,
  author    = "Ibrahim Matta and Azer Bestavros",
  title     = "A Load Profiling Approach to Routing Guaranteed Bandwidth Flows",
  booktitle = "{IEEE} {INFOCOM}",
  pages     = "1014--1021",
  year      = 1998,
  volume    = 3,
  number    = 29,
  month     = apr
}

@Misc{itrs_yield_enhancement07,
  title = "Yield Enhancement",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2007,
}

@Misc{itrs_interconnect07,
  title = "Interconnect",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2007,
}

@Misc{itrs07,
  title = "{ITRS} 2007 Edition",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2007,
}

@Article{owens_micro07,
  author  = "John D. Owens and William J. Dally and Ron Ho and D. N. (Jay) Jayasimha and Stephen W. Keckler and Li-Shiuan Peh",
  title   = "Research Challenges for On-Chip Interconnection Networks",
  journal = "{IEEE} Micro",
  year    = 2007,
  volume  = 27,
  number  = 5,
  pages   = "96--108"
}

@InProceedings{hernandez_dsnoc08,
  author    = "Carles Hern\'andez and Federico Silla and Vicente Santonja and Jos\'e Duato",
  title     = "Dealing with Variability in {NoC} links",
  booktitle = "Diagnostic Services in Network-on-Chips",
  pages     = "4--10",
  year      = 2008,
  month     = jun
}

@Article{tamhankar_tcad07,
  author  = "Rutuparna Tamhankar and Srinivasan Murali and Stergios Stergiou and Antonio Pullini and Federico Angiolini and Luca Benini and Giovanni De Micheli",
  title   = "Timing-Error-Tolerant Network-on-Chip Design Methodology",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2007,
  volume  = 26,
  number  = 7,
  pages   = "1297--1310",
  month   = jul
}

@InProceedings{grecu_dft06,
  author    = "Cristian Grecu and Andr\'e Ivanov and Res Saleh and Partha Pratim Pande",
  title     = "{NoC} Interconnect Yield Improvement Using Crosspoint Redundancy",
  booktitle = "Defect and Fault Tolerance in {VLSI} Systems",
  pages     = "457--465",
  year      = 2006,
  month     = oct
}

@Article{lehtonen_vlsid07,
  author  = "Teijo Lehtonen and Pasi Liljeberg and Juha Plosila",
  title   = "Online Reconfigurable Self-Timed Links for Fault Tolerant {NoC}",
  journal = "{VLSI} Design",
  pages   = "Article ID 94676",
  year    = 2007,
  key     = "doi:10.1155/2007/94676"
}

@InProceedings{borkar_dac03,
  author    = "Shekhar Borkar and Tanay Karnik and Siva Narendra and Jim Tschanz and Ali Keshavarzi and Vivek De",
  title     = "Parameter variations and impact on circuits and microarchitecture",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "338--342",
  year      = 2003
}

@InProceedings{pirretti_vlsiet04,
  author    = "M. Pirretti and G. M. Link and R. R. Brooks and N. Vijaykrishnan and M. J. Irwin",
  title     = "Fault tolerant algorithms for Network-On-Chip interconnect",
  booktitle = "{IEEE} Computer Society Annual Symposium on {VLSI} Emerging Trends in {VLSI} Systems Design",
  pages     = "46--51",
  year      = 2004,
  month     = feb
}

@InProceedings{pullini_icsd05,
  author    = "Antonio Pullini and Federico Angiolini and Davide Bertozzi and Luca Benini",
  title     = "Fault tolerance overhead in network-on-chip flow control schemes",
  booktitle = "Annual symposium on Integrated circuits and system design",
  pages     = "224--229",
  year      = 2005
}

@Article{borkar_micro05,
  author  = "Shekhar Borkar",
  title   = "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation",
  journal = "{IEEE} Micro, special issue on reliability-aware microarchitecture",
  year    = 2005,
  volume  = 25,
  number  = 6,
  pages   = "10--16",
  month   = dec
}

@InProceedings{palesi_nocs08,
  author    = "Maurizio Palesi and Giuseppe Longo and Salvatore Signorino and Shashi Kumar and Rickard Holsmark and Vincenzo Catania",
  title     = "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms",
  booktitle = "{IEEE} International Symposium on Networks-on-Chip",
  pages     = "97--106",
  year      = 2008,
  address   = "Newcastle University, UK",
  month     = "7--11" # apr
}

@InProceedings{davis_gsi01,
  author    = "Jeffrey A. Davis and Raguraman Venkatesan and Alain Kaloyeros and Michael Beylansky and Shukri J. Souri and Kaustav Banerjee and Krishna C. Saraswat and Arifur Rahman and Rafael Reif and James and D. Meindl",
  title     = "Interconnect Limits on Gigascale Integration",
  booktitle = "Proceedings of the {IEEE}",
  year      = 2001,
  pages     = "305--324"
}

@InProceedings{ho_poieee01,
  author    = "Ron Ho and Kenneth W. Mai and Student Member and Mark A. Horowitz",
  title     = "The Future of Wires",
  booktitle = "Proceedings of the {IEEE}",
  year      = 2001,
  pages     = "490--504"
}

@Article{meindl_micro03,
  author  = "James D. Meindl",
  title   = "Interconnect Opportunities for Gigascale Integration",
  journal = "{IEEE} Micro, special issue on reliability-aware microarchitecture",
  year    = 2003,
  volume  = 23,
  number  = 3,
  pages   = "28-35",
  month   = may
}

@Article{palesi_tpds09,
  author  = "Maurizio Palesi and Rickard Holsmark and Shashi Kumar and Vincenzo Catania",
  title   = "Application Specific Routing Algorithms for Networks on Chip",
  journal = "{IEEE} Transactions on Parallel and Distributed Systems",
  year    = 2009,
  volume  = 20,
  number  = 3,
  pages   = "316-330",
  month   = mar
}

@InProceedings{kim_iccad00,
  author    = "Ki Wook Kim and Kwang Hyun Baek and Naresh Shanbhag and C. L. Liu and Sung Mo Kang",
  title     = "Coupling-driven signal encoding scheme for low-power interface design",
  booktitle = "{IEEE/ACM} International Conference on Computer-aided Design",
  pages     = "318--321",
  year      = 2000
}

@InProceedings{frazzetta_dsd08,
  author    = "Dario Frazzetta and Giuseppe Dimartino and Maurizio Palesi and Shashi Kumar and Vincenzo Catania",
  title     = "Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links",
  booktitle = "11th {EUROMICRO} Conference on Digital System Design Architectures, Methods and Tools",
  pages     = "18--25",
  year      = 2008,
  month     = sep # " 3--5"
}
 
@InProceedings{jantsch_iscas05,
  author    = "Axel Jantsch and Robert Lauter and Arseni Vitkowski",
  title     = "Power analysis of link level and end-to-end data protection in networks on chip",
  booktitle = "{IEEE} International Symposium on Circuits and Systems",
  pages     = "1770--1773",
  volume    = 2,
  year      = 2005,
  month     = may
}

@Article{ascia_cdt05,
  author  = "Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi and Antonio Parlato",
  title   = "Switching Activity Reduction in Embedded Systems: A Genetic Bus Encoding Approach",
  journal = "{IEE} Proceeding on Computers \& Digital Techniques",
  year    = 2005,
  volume  = 152,
  number  = 6,
  pages   = "756--764",
  month   = nov
}

@InProceedings{murali_iccad06,
  author    = "Srinivasan Murali and Paolo Meloni and Federico Angiolini and David Atienza and Salvatore Carta and Luca Benini and Giovanni De Micheli and Luigi Raffo",
  title     = "Designing application-specific networks on chips with floorplan information",
  booktitle = "{IEEE/ACM} international conference on Computer-aided design",
  pages     = "355--362",
  year      = 2006
}

@InProceedings{srinivasan_aspdac07,
  author    = "Krishnan Srinivasan and Karam S. Chatha and Goran Konjevod",
  title     = "Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages     = "184--190",
  year      = 2007
}

@Article{starobinski_ton03,
  author  = "David Starobinski and Mark Karpovsky and Lev Zakrevski",
  title   = "Application of Network Calculus to General Topologies using Turn-Prohibition",
  journal = "{IEEE/ACM} Transactions on Networking",
  year    = 2003,
  volume  = 11,
  number  = 3,
  pages   = "411--421"
}

@Article{pinto_dtc08,
  author  = "Alessandro Pinto and Luca Carloni and Alberto Sangiovanni-Vincentelli",
  title   = "{COSI}: A Framework for the Design of Interconnection Networks",
  journal = "{IEEE} Design \& Test of Computers",
  volume  = 25,
  number  = 5,
  pages   = "402-415",
  month   = sep,
  year    = 2008
}

@Article{vangal_jssc08,
  author  = "Sriram R. Vangal and Jason Howard and Gregory Ruhl and Saurabh Dighe and Howard Wilson and James Tschanz and David Finan and Arvind Singh and Tiju Jacob and Shailendra Jain and Vasantha Erraguntla and Clark Roberts and Yatin Hoskote and Nitin Borkar and Shekhar Borkar",
  title   = "An 80-Tile Sub-100-{W TeraFLOPS} Processor in 65-nm {CMOS}",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 2008,
  volume  = 43,
  number  = 1,
  pages   = "29--41",
  month   = jan
}

@InProceedings{xi_iceit06,
  author    = "Jinwen Xi and Peixin Zhong",
  title     = "A System-level Network-on-Chip Simulation Framework with Analytical Interconnecting Wire Models",
  booktitle = "{IEEE} International Conference on Electro/information Technology",
  pages     = "301--306",
  year      = 2006
}

@InProceedings{vallerio_vlsi03,
  author    = "Keith S. Vallerio and Niraj K. Jha",
  title     = "Task graph extraction for embedded system synthesis",
  booktitle = "16th International Conference on {VLSI} Design",
  pages     = "480--486",
  year      = 2003,
  month     = jan
}

@InProceedings{bertels_date07,
  author    = "Koen Bertels and Georgi Kuzmanov and Elena Moscu Panainte and Georgi Gaydadjiev and Yana Yankova and Vlad Mihai Sima and Kamana Sigdel and Roel Meeuws and Stamatis Vassiliadis",
  title     = "Profiling, Compilation, and {HDL} Generation within the {hArtes} Project",
  booktitle = "{FPGAs} and Reconfigurable Systems: Adaptive Heterogeneous Systems-on-Chip and European Dimensions, {DATE 07}",
  pages     = "53--62",
  year      = 2007
}

@InProceedings{tornero_nidisc09,
  author    = "Rafael Tornero and Valentino Sterrantino and Maurizio Palesi and Juan Manuel Ordu{\~n}a",
  title     = "A Multi-objective Strategy for Concurrent Mapping and Routing in Networks on Chip",
  booktitle = "International Workshop on Nature Inspired Distributed Computing held in conjunction with The 23th IEEE/ACM International Parallel and Distributed Processing",
  pages     = "122",
  year      = 2009
}

@Article{taylor_micro02,
  author  = "M. B. Taylor and J. Kim and J. Miller and D. Wentzlaff and F. Ghodrat and B. Greenwald and H. Hoffman and P. Johnson and Jae-Wook Lee and W. Lee and A. Ma and A. Saraf and M. Seneski and N. Shnidman and V. Strumpen and M. Frank and S. Amarasinghe and A. Agarwal",
  title   = "The Raw microprocessor: a computational fabric for software circuits and general-purpose programs",
  journal = "{IEEE} Micro",
  year    = 2002,
  volume  = 22,
  number  = 2,
  pages   = "25-35",
  month   = mar # "/" # apr
}
 
@InProceedings{palma_isvlsi07,
  author    = "Jos\'e C. S. Palma and Leandro Soares Indrusiak and Fernando G. Moraes and Alberto Garcia Ortiz and Manfred Glesner and Ricardo A. L. Reis",
  title     = "Inserting Data Encoding Techniques into {NoC}-Based Systems",
  booktitle = "{IEEE} Computer Society Annual Symposium on {VLSI}",
  pages     = "299--304",
  year      = 2007,
  month     = mar
}

@InProceedings{mattson_ipps96,
  author    = "Timothy G. Mattson and David Scott and Stephen R. Wheat",
  title     = "A {TeraFLOP} in 1996: The {ASCI} {TeraFLOP} Supercomputer",
  booktitle = "International Parallel Processing Symposium",
  pages     = "84--93",
  year      = 1986,
  month     = Apr # " 15--19"
}

@Book{noc_book_nanni,
  author    = "Giovanni De Micheli and Luca Benini",
  title     = "Networks on Chips: Technology and Tools",
  publisher = "Morgan Kaufmann",
  year      = 2006
}

@Article{marculescu_tcad09,
  author  = "Radu Marculescu and Umit Y. Ogras and Li-Shiuan Peh and Natalie Enright Jerger and Yatin Hoskote",
  title   = "Outstanding Research Problems in {NoC} Design: System, Microarchitecture, and Circuit Perspectives",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2009,
  volume  = 28,
  number  = 1,
  pages   = "3--21",
  month   = jan
}

@INPROCEEDINGS{tornero_dsd08,
  author    = "Rafael Tornero and Juan M. Ordu\~{n}a and Andr\'{e}s Mej\'{i}a and Jos\'{e} Flich and Jos\'{e} Duato",
  title     =  "{CART}: Communication-Aware Routing Technique for Application-Specific NoCs",
  booktitle = "11th {EUROMICRO} Conference on Digital System Design Architectures, Methods and Tools",
  year      = 2008,
  pages     = "26--31",
  month     = sep
}

@article{jena_ijca08,
  author = {Jena, R.K. and Sharma, G.K.},
  title = {APPLICATION MAPPING OF MESH BASED NOC USING MULTI-OBJECTIVE GENETIC ALGORITHM},
  journal = {International Journal of Computers and Applications},
  year = 2008,
  volume = 30,
  number = 1,
  pages = {17--22},
  month = {January}
}

@inproceedings{chou_iccd08,
  author    = {Chen-Ling Chou and Radu Marculescu},
  title     = {Contention-aware application mapping for Network-on-Chip communication architectures},
  booktitle = {Proc. 26th International Conference on Computer Design, ICCD 2008, Lake Tahoe, CA, USA},
  year      = {2008},
  pages     = {164-169},
  month     = {12--15 October},
  ee        = {http://dx.doi.org/10.1109/ICCD.2008.4751856}
}

@TechReport{lis_mit_tr09,
  author      = "Mieszko Lis and Keun Sup Shim and Myong Hyon Cho and Srinivas Devadas",
  title       = "Guaranteed In-Order Packet Delivery Using Exclusive Dynamic Virtual Channel Allocation",
  institution = "Computer Science and Artificial Intelligence Laboratory",
  year        = 2009,
  address     = "Massachusetts Institute of Technology, Cambridge, USA",
  month       = aug,
  number      = "MIT-CSAIL-TR-2009-036"
}

@Article{catania_taco08,
  author  = "Vincenzo Catania and Maurizio Palesi and Davide Patti",
  title   = "Reducing Complexity of Multi-objective Design Space Exploration in {VLIW}-based Embedded Systems",
  journal = "{ACM} Transactions on Architecture and Code Optimization",
  year    = 2008,
  volume  = 5,
  number  = 2,
  pages   = "11:1--11:33",
  month   = aug
}

@Article{mejia_tvlsi09,
  author  = "Andres Mejia and Maurizio Palesi and Jos\'e Flich and Shashi Kumar and Pedro Lopez and Rickard Holsmark and Jos\'e Duato",
  title   = "Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in {NoCs}",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems",
  year    = 2009,
  volume  = 17,
  number  = 3,
  pages   = "356--369",
  month   = mar
}

@Article{dally_jdc86,
  author  = "William J. Dally and C. Seitz",
  title   = "The Torus Routing Chip",
  journal = "Journal of Distributed Computing",
  year    = 1986,
  volume  = 1,
  number  = 3,
  pages   = "187--196"
}

@InProceedings{shang_hpca03,
  author    = "Li Shang and Li-Shiuan Peh and Niraj K. Jha",
  title     = "Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks",
  booktitle = "9th International Symposium on High-Performance Computer Architecture",
  pages     = 91,
  year      = 2003,
  publisher = "{IEEE} Computer Society"
}

@InProceedings{wolkotte_soc05,
  author    = "Pascal T. Wolkotte and Gerard J.M. Smit and Nikolay Kavaldjiev and Jens E. Becker and J{\"u}rgen Becker",
  title     = "Energy Model of Networks-on-Chip and a Bus",
  booktitle = "International Symposium on System-on-Chip",
  pages     = "82--85",
  year      = 2005,
  month     = nov
}

@Article{lee_cee09,
  author  = "Seung Eun Lee and Nader Bagherzadeh",
  title   = "A high level power model for Network-on-Chip ({NoC}) router",
  journal = "Computers \& Electrical Engineering",
  year    = 2009,
  volume  = 35,
  number  = 6,
  pages   = "837--845",
  month   = nov
}

@InProceedings{lotfi-kamran_dac08,
  author    = "Pejman Lotfi-Kamran and Masoud Daneshtalab and Caro Lucas and Zainalabedin Navabi",
  title     = "{BARP-a} dynamic routing protocol for balanced distribution of traffic in {NoCs}",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "1408-1413",
  year      = 2008
}

@InProceedings{goossens_nocs08,
  author    = "Kees Goossens and Martijn Bennebroek and Jae Young Hur and Muhammad Aqeel Wahlah",
  title     = "Hardwired Networks on Chip in {FPGAs} to unify Functional and Configuration Interconnects",
  booktitle = "{IEEE} International Symposium on Networks-on-Chip",
  pages     = "45--54",
  year      = 2008,
  month     = apr
}

@InProceedings{stensgaard_nocs08,
  author    = "Mikkel Bystrup Stensgaard and Jens Spars{\o}",
  title     = "{ReNoC}: A Network-on-Chip Architecture with Reconfigurable Topology",
  booktitle = "{IEEE} International Symposium on Networks-on-Chip",
  pages     = "55--64",
  year      = 2008,
  month     =  apr
}

@Article{chatha_tcad08,
  author  = "Karamvir Chatha and Krishnan Srinivasan and Goran Konjevod",
  title   = "Approximation Algorithms for Design of Application Specific Network-on-Chip Architectures",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2008
}

@Article{palesi_iet09,
  author  = "Maurizio Palesi and Shashi Kumar and Vincenzo Catania",
  title   = "Bandwidth Aware Routing Algorithms for Networks-on-Chip Platforms",
  journal = "Computers \& Digital Techniques, IET",
  year    = 2009,
  volume  = 3,
  number  = 11,
  pages   = "413--429",
  month   = aug
}

@InProceedings{gindin_isnoc_07,
  author    = "Roman Gindin and Israel Cidon and Idit Keidar",
  title     = "{NoC}-Based {FPGA:} Architecture and Routing",
  booktitle = "International Symposium on Networks-on-Chip",
  publisher = "{IEEE} Computer Society",
  year      = 2007,
  pages     = "253--264"
}

@InProceedings{guz_date06, 
  author    = "Zvika Guz and Isask'har Walter and Evgeny Bolotin and Israel Cidon and Ran Ginosar and and Avinoam Kolodny",
  title     = "Efficient Link Capacity and {QoS} Design for Network-on-Chip", 
  booktitle = "Conference on Design, Automation and Test in Europe",
  month     = mar,
  year      = 2006, 
  pages     = "9--14"
}

@Article{guz_vlsi07,
  author  = "Zvika Guz and Isask'har Walter and Evgeny Bolotin and Israel Cidon and Ran Ginosar and and Avinoam Kolodny",
  title   = "Network Delays and Link Capacities in Application-Specific Wormhole {NoCs}",
  journal = "{VLSI} Design",
  year    = 2007
}

@InProceedings{yoon_act06,
  author    = "Sung-Rok Yoon and Jin Lee and Sin-Chong Park",
  title     = "Case Study: NoC based Next-generation WLAN receiver design in Transaction Level",
  booktitle = "International Conference on Advanced Communication Technology",
  pages     = "1125--1128",
  year      = 2006
}

@Article{jaspers_tice99,
  author  = "Egbert G. T. Jaspers and Peter H. N. de With",
  title   = "Chip-set for video display of multimedia information",
  journal = "{IEEE} Transactions on Consumer Electronics",
  year    = 1999,
  volume  = 45,
  number  = 3,
  pages   = "706--715",
  month   = aug
}

@Article{pande_jsa08,
  author  = "Partha Pratim Pande and Amlan Ganguly and Haibo Zhu and Cristian Grecu",
  title   = "Energy reduction through crosstalk avoidance coding in networks on chip",
  journal = "Journal of Systems Architure",
  year    = 2008,
  volume  = 54,
  pages   = "441--451"
}

@Book{yoo_book,
  author    = "Hoi-Jun Yoo and Kangmin Lee and Jun Kyoung Kim",
  title     = "Low-Power {NoC} for High-Performance {SoC} Design",
  publisher = "{CRC} Press",
  year      = 2008
}

@InProceedings{toncev_ccece01,
  author    = "M. Ton\v{c}ev and Milo Toma\v{s}evi\'{c} and J. Dordevi\'{c} and Milivoje Aleksi\'{c}",
  title     = "The impact of out-of-order message delivery on cache coherence protocols",
  booktitle = "Canadian Conference on Electrical and Computer Engineering",
  pages     = "399--404",
  year      = 2001,
  month     = may
}

@InProceedings{pasricha_dac09,
  author    = "Sudeep Pasricha",
  title     = "Exploring Serial Vertical Interconnects for {3D} {IC}s",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "581--586",
  year      = 2009,
  month     = jul
}

@Book{pasricha_book,
  author    = "Sudeep Pasricha and Nikil Dutt",
  publisher = "Morgan Kaufmann",
  title     = "On-Chip Communication Architectures",
  year      = 2008
}

@Article{pasricha_ipsj08,
  author  = "Sudeep Pasricha and Nikil Dutt",
  title   = "Trends in Emerging On-Chip Interconnect Technologies",
  journal = "{IPSJ} Transactions on System {LSI} Design Methodology",
  year    = 2008,
  volume  = 1,
  pages   = "2--17",
  month   = aug
}

@Article{sylvester_ieeeproc01,
  author  = "Dennis Sylvester and Chenming Wu",
  title   = "Analytical modeling and characterization of deep-submicrometer interconnect",
  journal = "Proceedings of the {IEEE}",
  pages   = "634--664",
  year    = 2001,
  volume  = 89,
  number  = 5,
  month   = may
}

@Article{hoskote_micro07,
  author  = "Yatin Hoskote and Sriram Vangal and Arvind Singh and Nitin Borkar and Shekhar Borkar",
  title   = "A {5-GHz} Mesh Interconnect for a Teraflops Processor",
  journal = "{IEEE} {MICRO}",
  year    = 2007,
  pages   = "51--61",
  volume  = 27,
  number  = 5,
  month   = sep # "/" # oct
}

@InProceedings{carloni_aspdac08,
  author = "Luca Carloni and Andrew B. Kahng and Swamy Muddu and Alessandro Pinto and Kambiz Samadi and Puneet Sharma",
  title = "Interconnect Modeling for Improved System-Level Design Optimization",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages = "258--264",
  year = 2008
}

@InProceedings{soteriou_iccd04,
  author    = "Vassos Soteriou and Li-Shiuan Peh",
  title     = "Design-Space Exploration of Power-Aware On/Off Interconnection Networks ",
  booktitle = "{IEEE} International Conference on Computer Design",
  pages     = "510--517",
  year      = 2004
}

@Article{lee_integration09,
  author  = "Seung Eun Lee and Nader Bagherzadeh",
  title   = "A variable frequency link for a power-aware network-on-chip",
  journal = "Integration, the {VLSI} Journal",
  year    = 2009,
  volume  = 42,
  number  = 4,
  pages   = "479--485",
  month   = sep
}

@Article{wei_jssc00,
  author  = "Gu-yeon Wei and Jaeha Kim and Dean Liu and Stefanos Sidiropoulos and Mark A. Horowitz",
  title   = "A Variable-Frequency Parallel {I/O} Interface with Adaptive Power-Supply Regulation",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 2000,
  volume  = 35,
  pages   = "1600--1610"
}

@Article{kim_jssc02,
  author  = "Jaeha Kim and Mark A. Horowitz",
  title   = "Adaptive supply serial links with sub-1v operation and per-pin clock recovery",
  journal = "{IEEE} Journal of Solid-State Circuits",
  year    = 2002,
  volume  = 37,
  number  = 11,
  pages   = "1403--1413"
}

@Article{chen_sigpaln06,
  author  = "Guangyu Chen and Feihui Li and Mahmut Kandemir",
  title   = "Compiler-directed channel allocation for saving power in on-chip networks",
  journal = "{ACM} {SIGPLAN} Notices",
  year    = 2006,
  volume  = 41,
  number  = 1,
  pages   = "194--205"
}

@InProceedings{pontes_vlsi08,
  author    = "Julian Pontes and Matheus Moreira and Rafael Soares and Ney Calazans",
  title     = "{Hermes-GLP}: A {GALS} Network on Chip Router with Power Control Techniques",
  booktitle = "{IEEE} Computer Society Annual Symposium on {VLSI}",
  year      = 2008,
  pages     = "347--352"
}

@InProceedings{wang_ism03,
  author    = "Hangsheng Wang and Li-Shiuan Peh and Sharad Malik",
  title     = "Power-driven Design of Router Microarchitectures in On-chip Networks",
  booktitle = "{IEEE/ACM} International Symposium on Microarchitecture",
  pages     = 105,
  year      = 2003
}

@InProceedings{michelogiannakis_hpcnsa09,
  author    = "George Michelogiannakis and William J. Dally",
  title     = "Router designs for elastic buffer on-chip networks",
  booktitle = "Conference on High Performance Computing Networking, Storage and Analysis",
  year      = 2009
}

@InProceedings{concatto_asvlsi09,
  author    = "Caroline Concatto and Debora Matos and Luigi Carro and Fernanda Kastensmidt and Altamiro Susin and Marcio Kreutz",
  title     = "{NoC} Power Optimization Using a Reconfigurable Router",
  booktitle = "{IEEE} Computer Society Annual Symposium on {VLSI}",
  pages     = "235--240",
  year      = 2009
}

@InProceedings{kodi_isqed09,
  author    = "Avinash Kodi and Ahmed Louri and Janet Wang",
  title     = "Design of energy-efficient channel buffers with router bypassing for network-on-chips",
  booktitle = "International Symposium on Quality of Electronic Design",
  pages     = "826--832",
  year      = 2009
}

@InProceedings{ferrante_dsd08,
  author    = "Alberto Ferrante and Simone Medardoni and Davide Bertozzi",
  title     = "Network Interface Sharing Techniques for Area Optimized {NoC} Architectures",
  booktitle = "{EUROMICRO} Conference on Digital System Design, Architectures, Methods and Tools",
  pages     = "10--17",
  year      = 2008,
}

@InProceedings{steenhof_date06,
  author    = "Frits Steenhof and Harry Duque and Bj{\"o}rn Nilsson and Kees Goossens and Rafael Peset Llopis",
  title     = "Networks on chips for high-end consumer-electronics {TV} system architectures",
  booktitle = "Conference on Design, Automation and Test in Europe",
  pages     = "148--153",
  year      = 2006
}

@InProceedings{angiolini_date06,
  author    = "Federico Angiolini and Paolo Meloni and Salvatore Carta and Luca Benini and Luigi Raffo",
  title     = "Contrasting a {NoC} and a traditional interconnect fabric with layout awareness",
  booktitle = "Conference on Design, Automation and Test in Europe",
  pages     = "124--129",
  year      = 2006
}

@InBook{berozzi_chbook,
  ALTauthor = "Davide Bertozzi",
  ALTeditor = "Giovanni De Micheli and Luca Benini",
  title     = "Networks on Chips: Technology and Tools",
  publisher = "Morgan Kaufmann",
  year      = 2006,
  chapter   = 6
}

@InProceedings{borkar_dac07,
  author    = "Shekhar Borkar",
  title     = "Thousand core chips: a technology perspective",
  booktitle = "{ACM/IEEE} Design Automation Conference",
  pages     = "746--749",
  year      = 2007
}

@InProceedings{palesi_dsd09,
  author    = "Maurizio Palesi and Fabrizio Fazzino and Giuseppe Ascia and Vincenzo Catania",
  title     = "Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip",
  booktitle = "Euromicro Conference on Digital System Design",
  pages     = "119--126",
  year      = 2009
}

@InProceedings{ascia_icces09,
  author    = "Giuseppe Ascia and Vincenzo Catania and Fabrizio Fazzino and Maurizio Palesi",
  title     = "An Encoding Scheme to Reduce Power Consumption in Networks-on-Chip",
  booktitle = "{IEEE} International Conference on Computer Engineering and Systems",
  year      = 2009
}

@Article{holsmark_jise07,
  author  = "Rickard Holsmark and Shashi Kumar",
  title   = "Corrections to {Chen} and {Chiu's} Fault Tolerant Routing Algorithm for Mesh Networks",
  journal = "Journal of Information Science and Engineering",
  year    = 2007,
  volume  = 23,
  number  = 6,
  pages   = "1649--1662"
}

@PhdThesis{holsmark_phd2009,
  author = "Rickard Holsmark",
  title  = "Deadlock Free Routing in Mesh Networks on Chip with Regions",
  school = "Link{\"o}ping University, Department of Computer and Information Science, The Institute of Technology",
  year   = 2009,
  type	 = {Licentiate thesis}
}

@Article{schroeder_ieeej91,
  author  = "Michael D. Schroeder and Andrew D. Birrell and Michael Burrows and Hal Murray and Roger M. Needham and Thomas L. Rodeheffer and Edwin H. Satterthwaite and Charles P. Thacker",
  title   = "Autonet: a high-speed, self-configuring local area network using point-to-point links",
  journal = "IEEE Journal on Selected Areas in Communications",
  year    = 1991,
  volume  = 9,
  number  = 8,
  pages   = "1318--1335"
}

@InProceedings{wu_icdcs02,
  author    = "Jie Wu and Zhen Jiang",
  title     = "Extended minimal routing in {2D} meshes with faulty blocks",
  booktitle = "International Conference on Distributed Computing Systems",
  pages     = "49--54",
  year      = 2002
}

@Article{ejlali_tvlsi10,
  author  = "Alireza Ejlali and Bashir M. Al-Hashimi and Paul Rosinger and Seyed Ghassem Miremadi and Luca Benini",
  title   = "Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2010,
  volume  = 18,
  number  = 1,
  pages   = "1--14",
  month   = jan
}

@InProceedings{srinivasan_codes06,
  author    = "Krishnan Srinivasan and Karam S. Chatha",
  title     = "Layout Aware Design of Mesh based {NoC} Architectures",
  booktitle = "International Conference on Hardware-Software Codesign and System Synthesis",
  pages     = "136--141",
  year      = 2006
}

@Article{palesi_tcad11,
  author  = "Maurizio Palesi and Giuseppe Ascia and Fabrizio Fazzino and Vincenzo Catania",
  title   = "Data Encoding Schemes in Networks on Chip",
  journal = "{IEEE} Transactions on Computer Aided Design of Integrated Circuits and Systems",
  year    = 2011,
  volume  = 30,
  number  = 5,
  month   = may
}

@InProceedings{chao_nocs10,
  author    = "Chih-Hao Chao and Kai-Yuan Jheng and Hao-Yu Wang and Jia-Cheng Wu and An-Yeu Wu",
  title     = "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for {3D NoC} Systems",
  booktitle = "{ACM/IEEE} International Symposium on Networks-on-Chip",
  pages     = "223--230",
  year      = 2010,
  month     = may
}

@InProceedings{qian_aspdac11,
  author    = "Zhiliang Qian and Chi-Ying Tsui",
  title     = "A thermal-aware application specific routing algorithm for Network-on-Chip design",
  booktitle = "Asia and South Pacific Design Automation Conference",
  pages     = "449--454",
  year      = 2011,
  month     = jan
}

@InProceedings{liu_ancs10,
  author    = "Lin Liu and Yuanyuan Yang",
  title     = "Energy-aware routing in hybrid optical network-on-chip for future Multi-Processor System-on-Chip",
  booktitle = "{ACM/IEEE} Symposium on Architectures for Networking and Communications Systems",
  pages     = "1--9",
  year      = 2010
}

@InProceedings{rahmani_vlsi11,
  author    = "Amir-Mohammad Rahmani and Khalid Latif and Kameswar Rao Vaddina and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen",
  title     = "Power-Efficient Inter-Layer Communication Architectures for {3D NoC}",
  booktitle = "{IEEE} Computer Society Annual Symposium on {VLSI}",
  pages     = "355--356",
  year      = 2011
}

@InProceedings{salemi_dtis11,
  author    = "Diana Salemi and Maurizio Palesi and Vincenzo Catania",
  title     = "Power-Aware Selection Policy for Networks on Chip",
  booktitle = "International conference on Design \& Technology of Integrated Systems in nanoscale era",
  year      = 2011,
  address   = "Athens, Greece",
  month     = apr
}

@InProceedings{cano_nocs11,
  author    = "Jos\'e Cano and Jos\'e Flich and Jos\'e Duato and Marcello Coppola and Riccardo Locatelli",
  title     = "Efficient routing implementation in complex systems-on-chip",
  booktitle = "{ACM/IEEE} International Symposium on Networks-on-Chip",
  pages     = "1--8",
  year      = 2011,
  address   = "Pittsburgh, Pennsylvania, {USA}",
  month     = may
}

@Article{bertozzi_tcad05, 
  author  = "Davide Bertozzi and Luca Benini and Giovanni De Micheli", 
  journal = "{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  title   = "Error control schemes for on-chip communication links: the energy-reliability tradeoff", 
  year    = "2005", 
  month   = jun, 
  volume  = "24", 
  number  = "6", 
  pages   = "818--831" 
}

@Article{worm_tvlsi05, 
  author  = "Fr\'ed\'eric Worm and Paolo Ienne and Patrick Thiran and Giovanni De Micheli",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  title   = "A robust self-calibrating transmission scheme for on-chip networks", 
  year    = "2005", 
  month   = jan, 
  volume  = "13", 
  number  = "1", 
  pages   = "126--139" 
}

@Article{sridhara_tvlsi05, 
  author  = "Srinivasa R. Sridhara and Naresh R. Shanbhag",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  title   = "Coding for System-on-Chip Networks: A Uniﬁed Framework", 
  year    = "2005", 
  month   = jun, 
  volume  = "13", 
  number  = "6", 
  pages   = "655--667"
}

@Article{ganguly_tvlsi09, 
  author  = "Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  title   = "Crosstalk-Aware Channel Coding Schemes for Energy Efﬁcient and Reliable {NOC} Interconnects", 
  year    = "2009", 
  month   = nov, 
  volume  = "17", 
  number  = "11", 
  pages   = "1626--1639" 
}

@Article{zhang_tvlsi00, 
  author  = "Hui Zhang and Varghese George and Jan M. Rabaey",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  title   = "Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness", 
  year    = "2000", 
  month   = jun, 
  volume  = "8", 
  number  = "3", 
  pages   = "264--272" 
}

@Article{philippe_isqed06, 
  author  = "Jean-Marc Philippe and Sèbastien Pillement and Olivier Sentieys",
  journal = "{IEEE} Proceedings of the 7th international symposium on Quality Electronic Design", 
  title   = "Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects", 
  year    = "2006"  
}

@Misc{nangate45,
  title = "{NanGate} 45nm Open Cell Library",
  url   = "http://www.nangate.com"
}

@Book{rabaey_book,
  author    = "Jan M. Rabaey and Anantha Chandrakasan and Borivoje Nikolic",
  title     = "Digital Integrated Circuits (2nd Edition)",
  publisher = "Prentice Hall",
  year      = 2006,
}

@Article{kahng_tvlsi12, 
  author  = "Andrew B. Kahng and Bin Li and Li-Shiuan Peh and Kambiz Samadi",
  title   = "{ORION} 2.0: A Power-Area Simulator for Interconnection Networks",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  year    = 2012, 
  month   = jan, 
  volume  = 20, 
  number  = 1, 
  pages   = "191--196"
}

@Misc{itrs_interconnect11,
  title = "{ITRS} 2011 Edition -- Interconnect",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2011
}

@Article{palesi_jucs12,
  author  = "Maurizio Palesi and Rafael Tornero and Juan M. Ordu\~{n}a and Daniela Panno and Vincenzo Catania",
  title   = "Designing Robust Routing Algorithms and Mapping Cores in Networks-on-Chip: A Multi-objective Evolutionary-based Approach",
  journal = "Journal of Universal Computer Science",
  year    = 2012,
  volume  = 18,
  number  = 7,
  pages   = "937--969"
}

@InProceedings{kim_iscas06,
  author    = "Manho Kim and Daewook Kim and Sobelman, Gerald E. Sobelman",
  booktitle = "{IEEE} International Symposium on Circuits and Systems",
  title     = "Network-on-chip link analysis under power and performance constraints", 
  year      = 2006, 
  month     = may
}
%------------------------------------------------------------------------------
@InProceedings{Wang_micro03,
  author    = "Hangsheng Wang and Li-Shiuan Peh and Sharad Malik",
  title     = "Power-driven Design of Router Microarchitectures in On-chip Networks",
  booktitle = "{IEEE} {MICRO}",
  year      = 2003,
}

@InProceedings{Krishna_iccd10,
  author    = "Tushar Krishna and Jacop Postman and Christopher and Li-Shiuan Peh and Patrick Chiang",
  title     = "SWIFT: A Swing-reduced Interconnect For a Token-based Network-om-Chip in 90nm CMOS",
  booktitle = "International Conference on Computer Design (ICCD)",
  year      = 2010,
}

@InProceedings{Wijetunga03,
  author    = "Panduka Wijetunga",
  title     = "High Performance crossbar design for System-on-Chip",
  booktitle = "International Workshop on System-on-Chip for Real-Time Applications",
  year      = 2010,
}

@Article{Lee_tvlsi05, 
  author  = "Kangmin Lee and Se-Joong Lee and Hoi-Jun Yoo",
  title   = "Low Power Network-on-Chip for High-Performance SoC Design",
  journal = "{IEEE} Transactions on Very Large Scale Integration Systems", 
  year    = 2006, 
  month   = Feb, 
  volume  = 14, 
  number  = 2, 
  pages   = "148--160"
}

@InProceedings{Chen_iccad11,
  author    = "Chia-Hsin Owen Chen and Sunghyun Park and Tushar Krishna and Li-Shiuan Peh",
  title     = "A Low-Swing Crossbar and Link Generator for Low-Power Networks-on-Chip",
  booktitle = "Proceedings of the International Conference on Computer-Aided Design (ICCAD)",
  year      = 2011
}

@Article{pande_tcomp05,
  author  = "Partha Pratim Pande and Cristian Grecu and Michael Jones and  Andr{\'e} Ivanov and Resve Saleh",
  title   = "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures",
  journal = "{IEEE} Transactions on Computers",
  year    = 2005,
  volume  = 54,
  number  = 8,
  pages   = "1025--1040",
  month   = aug
}

@Book{Sutherland_book,
  author    = "Ivan E. Sutherland and Robert F. Sproull and David Harris",
  title     = "Logical Effort: Designing Fast CMOS Circuits",
  publisher = "Morgan Kaufmann Publishers",
  year      = 1999,
}

@Article{Chen_nocs12, 
  author	= "Chen Sun et al.",
  title		= "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling",
  booktitle	= "{ACM/IEEE} International Symposium on Networks-on-Chip",
  pages		= "201-210",
  year		= 2012,
  address	= "Copenhagen,Denmark",
  month		= may
}

@ONLINE{amd_eight,
  author = "AMD",
  title  = "{FX} 8-Core Processor",
  url    = {http://www.amd.com/}
}

@ONLINE{tilera_72,
  author       	= "Tilera",
  title        	= "{TILE-Gx8072} Processor",
  url 		= {http://www.tilera.com/}
}

@ONLINE{intel_scc,
  author       	= "Anne-Marie Corley",
  title        	= "Intel Lifts the Hood on its Single-Chip Cloud Computer",
  month         = feb,
  year          = 2010,
  url 		= {http://spectrum.ieee.org/}
}

@INPROCEEDINGS{chang_hpca08,
  author    = "M. Frank Chang and Jason Cong and Adam Kaplan and Mishali Naik and Glenn Reinman and Eran Socher and Sai-Wang Tam",
  booktitle = "{IEEE} International Symposium on High Performance Computer Architecture",
  title     = "{CMP} network-on-chip overlaid with multi-band {RF}-interconnect",
  year      = 2008,
  pages     = "191--202",
}

@ARTICLE{zhao_tc08,
  author  = "Dan Zhao and Yi Wang",
  journal = "{IEEE} Transactions on Computers",
  title   = "{SD-MAC}: Design and Synthesis of a Hardware-Efficient Collision-Free {QoS}-Aware {MAC} Protocol for Wireless Network-on-Chip",
  year    = 2008,
  volume  = 57,
  number  = 9,
  pages   = "1230--1245"
}

@ARTICLE{deb_jetcas12,
  author  = "Sujay Deb and Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer and Deukhyoun Heo",
  journal = "{IEEE} Journal on Emerging and Selected Topics in Circuits and Systems",
  title   = "Wireless {NoC} as Interconnection Backbone for Multicore Chips: Promises and Challenges",
  year    = 2012,
  volume  = 2,
  number  = 2,
  pages   = "228--239"
}

@ARTICLE{ogras_tvlsi06,
  author  = "Umit Y. Ogras and Radu Marculescu",
  journal = "{IEEE} Transactions on Very Large Scale Integration ({VLSI}) Systems",
  title   = "It's a small world after all: {NoC} performance optimization via long-range link insertion",
  year    = 2006,
  volume  = 14,
  number  = 7,
  pages   = "693--706"
}

@INPROCEEDINGS{ditommaso_hoti11,
  author    = "Dominic DiTomaso and Avinash Kodi and Sava Kaya and David Matolak",
  booktitle = "Annual Symposium on High Performance Interconnects",
  title     = "{iWISE}: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture",
  year      = 2011,
  pages     = "11--18"
}

@INPROCEEDINGS{chang_micro08,
  author    = "Chang, M. -C F and Cong, J. and Kaplan, A. and Chunyue Liu and Naik, M. and Premkumar, J. and Reinman, G. and Socher, E. and Sai-Wang Tam",
  booktitle = "{IEEE/ACM} International Symposium on Microarchitecture",
  title     = "Power reduction of {CMP} communication networks via {RF}-interconnects",
  year      = 2008,
  pages     = "376--387"
}

@ARTICLE{gutierez_jsac09,
  author  = "Felix Gutierrez and Shatam Agarwal and Kristen Parrish and Theodore S. Rappaport",
  journal = "{IEEE} Journal on Selected Areas in Communications",
  title   = "On-chip integrated antenna structures in {CMOS} for 60 {GHz WPAN} systems",
  year    = 2009,
  volume  = 27,
  number  = 8,
  pages   = "1367--1378"
}

@book{balanis2008modern,
  title     = "Modern Antenna Handbook",
  author    = "Constantine A. Balanis",
  isbn      = "9780470294147",
  year      = 2008,
  publisher = "Wiley"
}

@INPROCEEDINGS{montusclat_ecwt05,
  author    = "Sebastien Montusclat and Frederic Gianesello and Daniel Gloria and Smail Tedjini",
  booktitle = "European Conference on Wireless Technology",
  title     = "Silicon integrated antenna developments up to 80 {GHz} for millimeter wave wireless links",
  year      = 2005,
  pages     = "237--240",
}

@ARTICLE{floyd_jssc02,
  author  = "Brian A. Floyd and Chih-Ming Hung and Kenneth K. O",
  journal = "{IEEE} Journal of Solid-State Circuits",
  title   = "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters",
  year    = 2002,
  volume  = 37,
  number  = 5,
  pages   = "543--552"
}

@ARTICLE{o_ted05,
  author  = "Kenneth K. O and Kihong Kim and Brian A. Floyd and Jesal L. Mehta and Hyun Yoon and Chih-Ming Hung and Dan Bravo and Timothy O. Dickson and Xiaoling Guo and Ran Li and Narasimhan Trichy and Jim Caserta and Wayne R. Bomstad and Jason Branch and Dong-Jun Yang and Jose Bohorquez and Eunyoung Seok and Li Gao and Aravind Sugavanam and J.-J. Lin and Jie Chen and J. E. Brewer",
  journal = "{IEEE} Transactions on Electron Devices",
  title   = "On-chip antennas in silicon {ICs} and their application",
  year    = 2005,
  volume  = 52,
  number  = 7,
  pages   = "1312--1323"
}

@ARTICLE{lin_jssc07,
  author  = "Jau-Jr Lin and Hsin-Ta Wu and Yu Su and Li Gao and Aravind Sugavanamand and Joe E. Brewer and Kenneth K. O",
  journal = "{IEEE} Journal of Solid-State Circuits",
  title   = "Communication Using Antennas Fabricated in Silicon Integrated Circuits",
  year    = 2007,
  volume  = 42,
  number  = 8,
  pages   = "1678--1687"
}

@ARTICLE{daly_jssc07,
  author  = "Denis C. Daly and Anantha P. Chandrakasan",
  journal = "{IEEE} Journal of Solid-State Circuits",
  title   = "An Energy-Efficient OOK Transceiver for Wireless Sensor Networks",
  year    = 2007,
  volume  = 42,
  number  = 5,
  pages   = "1003--1011"
}

@INPROCEEDINGS{seok_iitc05,
  author    = "Eunyoung Seok and Kenneth, K.O.",
  booktitle = "International Interconnect Technology Conference",
  title     = "Design rules for improving predictability of on-chip antenna characteristics in the presence of other metal structures",
  year      = 2005,
  pages     = "120--122"
}

@ONLINE{hfss,
  author = "ANSYS",
  title  = "Ansoft {HFSS}",
  month  = jul,
  year   = 2014,
  url    = {http://www.ansys.com/"}
}

@InProceedings{lee_mobicom_09,
  author    = "Suk-Bok Lee and Sai-Wang Tam and Ioannis Pefkianakis and Songwu Lu and M. Frank Chang and Chuanxiong Guo and Glenn Reinman and Chunyi Peng and Mishali Naik and Lixia Zhang and Jason Cong",
  title     = "A scalable micro wireless interconnect structure for {CMPs}",
  booktitle = "International Conference on Mobile Computing and Networking",
  year      = 2009,
  pages     = "217--228"
} 

@Misc{itrs_rfams12,
  title = "{ITRS} 2012 Update -- RF and Analog/Mixed-signal Technologies (RFAMS)",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2012
}

@Misc{itrs13,
  title = "{ITRS} 2013",
  howpublished = "International Technology Roadmap for Semiconductors",
  year = 2013
}

@INPROCEEDINGS{yu_mwscas11,
  author    = "Xinmin Yu and Suman Prasad Sah and Sujay Deb and Partha Pratim Pande and Benjamin Belzer and Deukhyoun Heo",
  booktitle = "International Midwest Symposium on Circuits and Systems",
  title     = "A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip",
  year      = 2011,
  pages     = "1--4"
}

@ARTICLE{ganguly_tc10,
  author  = "Amlan Ganguly and Kevin Chang and Sujay Deb and Partha Pratim Pande and Benjamin Belzer and Christof Teuscher",
  journal = "{IEEE} Transactions on Computers",
  title   = "Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems",
  year    = 2011,
  volume  = 60,
  number  = 10,
  pages   = "1485--1502"
}

@INPROCEEDINGS{deb_isqed12,
  author    = "Sujay Deb and Kevin Chang and Amlan Ganguly and Xinmin Yu and Christof Teuscher and Partha Pratim Pande and Deukhyoun Heo and Benjamin Belzer",
  booktitle = "International Symposium on Quality Electronic Design",
  title     = "Design of an efficient {NoC} architecture using millimeter-wave wireless links",
  year      = 2012,
  pages     = "165--172"
}

@inproceedings{deb_glsvlsi12,
 author    = "Sujay Deb and Kevin Chang and Miralen Cosic and Amlan Ganguly and Partha Pratim Pande and Deukhyoun Heo and Benjamin Belzer",
 title     = "{CMOS} compatible many-core noc architectures with multi-channel millimeter-wave wireless links",
 booktitle = "Proceedings of the great lakes symposium on VLSI",
 year      = 2012,
 location  = "Salt Lake City, Utah, USA",
 pages     = "165--170"
}

@INPROCEEDINGS{deb_asap10,
  author    = "Sujay Deb and Kevin Chang and Miralen Cosic and Amlan Ganguly and Partha Pratim Pande and Deukhyoun Heo and Benjamin Belzer",
  booktitle = "{IEEE} International Conference on Application-specific Systems Architectures and Processors",
  title     = "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects",
  year      = 2010,
  pages     = "73--80"
}

@INPROCEEDINGS{zhao_nocs11,
  author    = "Dan Zhao and Yi Wang and Jian Li and Takamaro Kikkawa",
  booktitle = "{IEEE/ACM} International Symposium on Networks on Chip",
  title     = "Design of multi-channel wireless NoC to improve on-chip communication capacity",
  year      = 2011,
  pages     = "177--184"
}

@INPROCEEDINGS{wang_pdp11,
  author    = "Chifeng Wang and Wen-Hsiang Hu and Nader Bagherzadeh",
  booktitle = "Euromicro International Conference on Parallel, Distributed and Network-Based Processing",
  title     = "A Wireless Network-on-Chip Design for Multicore Platforms",
  year      = 2011,
  pages     = "409--416"
 }

@book{couch2007digital,
  title     = "Digital and Analog Communication Systems",
  author    = "Leon Couch",
  isbn      = "9780131424920",
  year      = 2007,
  publisher = "Pearson/Prentice Hall"
}

@ONLINE{intel_xeonphi,
  author = "Rachel Courtland",
  title  = "What Intel’s Xeon Phi Coprocessor Means for the Future of Supercomputing",
  month  = jul,
  year   = 2013,
  url    = {http://spectrum.ieee.org/}
}

@ONLINE{adapteva64,
  author = "Adapteva, Inc",
  title  = "{Epiphany-IV} 64-core 28nm Microprocessor",
  month  = jun,
  year   = 2013,
  url    = {http://www.adapteva.com/epiphanyiv/}
}

@INPROCEEDINGS{carloni_nocs09, 
  author    = "Luca Carloni and Partha Pande and Yuan Xie", 
  booktitle = "{ACM/IEEE} International Symposium on Networks-on-Chip",
  title     = "Networks-on-chip in emerging interconnect paradigms: Advantages and challenges", 
  year      = 2009, 
  pages     = "93--102"
}

@InProceedings{miller_hpca10,
  author    = "Jason E. Miller and Harshad Kasture and George Kurian and Charles Gruenwald III and Nathan Beckmann and Christopher Celio and Jonathan Eastep and Anant Agarwal",
  title     = "Graphite: A Distributed Parallel Simulator for Multicores",
  booktitle = "{IEEE} International Symposium on High-Performance Computer Architecture",
  year      = 2010,
  month     = jan
}

@ARTICLE{deb_tc13, 
  author  = "Sujay Deb and Kevin Chang and Xinmin Yu and Suman Prasad Sah and Miralem Cosic and Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer and Deukhyoun Heo",
  journal = "{IEEE} Transactions on Computers",
  title   = "Design of an Energy-Efficient {CMOS}-Compatible {NoC} Architecture with Millimeter-Wave Wireless Interconnects", 
  year    = 2013, 
  month   = dec,
  volume  = 62, 
  number  = 12, 
  pages   = "2382--2396"
}

@Article{sahu_jsa13,
  author = "Pradip Kumar Sahu and Santanu Chattopadhyay",
  title = "A survey on application mapping strategies for Network-on-Chip design",
  journal = "Journal of Systems Architure",
  year = 2013,
  volume = 59,
  number = 1
}

@Article{abadal_ton14,
  author  = "Sergi Abadal and Mario Iannazzo and Mario Nemirovsky and Albert Cabellos-Sparicio and Heekwan Lee and Eduard Alarcon",
  title   = "On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration",
  journal = "Transactions on Networking",
  year    = 2014,
  volume  = "PP",
  number  = 99
}

@INPROCEEDINGS{intel256_ssd14, 
  author    = "Gregory Chen and Mark A. Anders and Himanshu Kaul and Sudhir K. Satpathy and Sanu K. Mathew and Steven K. Hsu and Amit Agarwal and Ram K. Krishnamurthy and Shekhar Borkar and Vivek De", 
  booktitle = "{IEEE} International Solid-State Circuits Conference Digest of Technical Papers",
  title     = "16.1 A {340mV-to-0.9V 20.2Tb/s} Source-synchronous Hybrid packet/circuit-switched 16x16 Network-on-Chip in 22nm {Tri-Gate CMOS}", 
  year      = 2014, 
  month     = feb, 
  pages     = "276--277"
}

@INPROCEEDINGS{Abadal_tnet14, 
  author  = "Sergi Abadal and Mario Iannazzo and Mario Nemirovsky and Albert Cabellos-Aparicio and Heekwan Lee and Eduard Alarcon", 
  journal = "{IEEE/ACM} Transactions on Networking",
  title   = "On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration", 
  year    = 2014,
  month   = jul,
  volume  = x, 
  number  = x, 
  pages   = "xx"
}

@ARTICLE{dt_14, 
  author  = "Xinmin Yu and Joe Baylon and Paul Wettin and Deukhyoun Heo and Partha Pratim Pande and Shahriar Mirabbasi", 
  journal = "{IEEE} Design Test",
  title   = "Architecture and Design of Multi-Channel Millimeter-Wave Wireless Network-on-Chip", 
  year    = 2014, 
  volume  = 31, 
  number  = 6, 
  pages   = "19--28"
}

@ARTICLE{tap_07, 
  author  = "Yue Ping Zhang and Zhi Ming Chen and Mei Sun", 
  journal = "{IEEE} Transactions on Antennas and Propagation", 
  title   = "Propagation Mechanisms of Radio Waves Over Intra-Chip Channels With Integrated Antennas: Frequency-Domain Measurements and Time-Domain Analysis", 
  year    = "2007", 
  month   = oct,
  volume  = 55, 
  number  = 10, 
  pages   = "2900--2906"
}

@ARTICLE{yu_mtt14, 
  author  = "Xinmin Yu and Suman Prasad Sah and Rashtian and Hooman Rashtian and Shahriar Mirabbasi and Partha Pratim Pande and Deukhyoun Heo", 
  journal = "{IEEE} Transactions on Microwave Theory and Techniques",
  title   = "A 1.2-{pJ}/bit 16-{Gb}/s 60-{GHz} {OOK} Transmitter in 65-nm {CMOS} for Wireless Network-On-Chip", 
  year    = 2014, 
  month   = oct, 
  volume  = 62, 
  number  = 10, 
  pages   = "2357--2369" 
}

@ARTICLE{abadal_ieeecm13, 
  author  = "Sergi Abadal and  Eduard Alarc\'on and Albert Cabellos-Aparicio and Max C. Lemme and Mario Nemirovsky", 
  journal = "{IEEE} Communications Magazine", 
  title   = "Graphene-enabled wireless communication for massive multicore architectures", 
  year    = 2013, 
  month   = nov,
  volume  = 51, 
  number  = 11, 
  pages   = "137--143", 
}

@ARTICLE{take_tc14,
  author  = "Yasuhiro Take and Hiroki Matsutani and Daisuke Sasaki and Michihiro Koibuchi and Tadahiro Kuroda and Hideharu Amano", 
  journal = "{IEEE} Transactions on Computers", 
  title   = "{3D NoC} with Inductive-Coupling Links for Building-Block {SiPs}", 
  year    = 2014, 
  month   = mar,
  volume  = 63, 
  number  = 3, 
  pages   = "748--763"
}

@InProceedings{mineo_date14,
  author    = "Andrea Mineo and Maurizio Palesi and Giuseppe Ascia and Vincenzo Catania",
  title     = "An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs",
  booktitle = "Design Automation and Test in Europe",
  year      = 2014,
  pages     = "1--6"
}

@ARTICLE{matsutani_tc11, 
  author  = "Hiroki Matsutani and Michihiro Koibuchi and Hideharu Amano and Tsutomu Yoshinaga",
  journal = "{IEEE} Transactions on Computers",
  title   = "Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors", 
  year    = "2011", 
  month   = jun,
  volume  = 60, 
  number  = 6, 
  pages  = "783--799"
}


